The ISL95338 is a bidirectional, buck-boost voltage regulator that provides buck-boost voltage regulation and protection features. Intersil's advanced R3 ${ }^{\mathrm{TM}}$ Technology is used to provide high light-load efficiency, fast transient response, and seamless DCM/CCM transitions.

The ISL95338 takes input power from a wide range of DC power sources (conventional AC/DC ADPs, USB PD ports, travel ADPs, etc.) and safely converts it to a regulated voltage up to 24 V . The ISL95338 can also convert a wide range DC power source connected at its output (system side) to a regulated voltage to its input (ADP side). This bidirectional buck-boost regulation feature makes its application very flexible.
The ISL95338 includes various system operation functions such as Forward mode enable, Reverse mode enable, programmable soft-start time, and adjustable $\mathrm{V}_{\text {OUT }}$ in both the forward direction and reverse direction. The protection functionalities include OCP, OVP, UVP, OTP, etc.
The ISL95338 has serial communication through SMBus $/ \mathrm{I}^{2} \mathrm{C}$ that allows programming of many critical parameters to deliver a customized solution. These programming parameters include, but are not limited to: output current limit, input current limit, and output voltage setting.

## Related Literature

- For a full list of related documents, visit our website
- ISL95338 product page


## Features

- Bidirectional buck, boost, and buck-boost operation
- Input voltage range 3.8 V to 24 V (no dead zone)
- Output voltage up to 20 V
- Up to 1 MHz switching frequency
- Programmable soft-start time
- LDO output for VDD and VDDP
- System status alert function
- Bidirectional internal discharge function
- Active switching for negative voltage transitions
- Bypass mode in both directions
- Forward mode enable, Reverse mode enable
- OCP, OVP, UVP, and OTP protection
- SMBus and auto-increment $\mathrm{I}^{2} \mathrm{C}$ compatible
- Pb-free (RoHS compliant)
- 32 Ld 4x4 TQFN Package


## Applications

- Tablet, ultrabook, power bank, mobile devices, and USB-C


Figure 1. Typical Application Circuit

## Contents

1. Overview ..... 5
1.1 Block Diagram ..... 5
1.2 Simplified Application Circuit ..... 6
1.3 Ordering Information ..... 6
1.4 Pin Configuration ..... 7
1.5 Pin Descriptions ..... 7
2. Specifications ..... 9
2.1 Absolute Maximum Ratings ..... 9
2.2 Thermal Information. ..... 10
2.3 Recommended Operation Conditions ..... 10
2.4 Electrical Specifications ..... 10
2.5 SMBus Timing Specification ..... 14
3. Typical Performance Curves. ..... 15
4. General SMBus Architecture ..... 18
4.1 Data Validity ..... 18
4.2 START and STOP Conditions ..... 18
4.3 Acknowledge ..... 19
4.4 SMBus Transactions ..... 19
4.5 Byte Format ..... 19
4.6 SMBus and $\mathrm{I}^{2} \mathrm{C}$ Compatibility ..... 19
5. ISL95338 SMBus Commands ..... 20
5.1 Setting System Side Current Limit. ..... 21
5.2 Setting Input Current Limit in Forward Mode ..... 22
5.3 Setting System Regulating Voltage in Forward Mode ..... 24
5.4 Setting PROCHOT\# Threshold for ADP Side Overcurrent Condition ..... 25
5.5 Setting PROCHOT\# Threshold for System Side Overcurrent Condition ..... 25
5.6 Setting PROCHOT\# Debounce Time and Duration Time ..... 26
5.7 Control Registers ..... 26
5.8 Regulating Voltage Register in Reverse Mode ..... 31
5.9 Output Current Limit Register in Reverse Mode ..... 32
5.10 Input Voltage Limit Register. ..... 32
5.11 Information Register ..... 33
6. Application Information. ..... 34
6.1 R3 Modulator ..... 34
6.2 ISL95338 Bidirectional Buck-Boost Voltage Regulator ..... 36
6.3 Soft-Start ..... 37
6.4 Programming Options ..... 37
6.5 DE Operation ..... 38
6.6 Forward Mode ..... 39
6.7 Reverse Mode for USB OTG (On-the-Go). ..... 39
6.8 Fast REF ..... 39
6.9 Fast Swap ..... 39
6.10 Way Overcurrent Protection (WOCP) ..... 40
6.11 ADP Input Overvoltage Protection ..... 40
6.12 System Output Overvoltage Protection ..... 40
6.13 System Output Undervoltage Protection ..... 40
6.14 ADP Output Overvoltage Protection ..... 40
6.15 ADP Output Undervoltage Protection ..... 40
6.16 Over-Temperature Protection ..... 40
6.17 Switching Power MOSFET Gate Capacitance ..... 41
6.18 ADP Side Input Filter ..... 41
7. General Application Information ..... 42
7.1 Select the LC Output Filter ..... 42
7.2 Select the Input Capacitor ..... 43
7.3 Select the Switching Power MOSFET ..... 44
7.4 Select the Bootstrap Capacitor ..... 44
7.5 Select the Resistor Divider for VOUTS and ADPS ..... 45
8. Revision History ..... 46
9. Package Outline Drawing ..... 47
10. About Intersil ..... 48

## 1. Overview

### 1.1 Block Diagram



Figure 2. Block Diagram

### 1.2 Simplified Application Circuit



Figure 3. Simplified Application Diagram

### 1.3 Ordering Information

| Part Number (Notes 3, 4) | Part Marking | Temp. Range ( ${ }^{\circ} \mathrm{C}$ ) | Package (RoHS Compliant) | Pkg. Dwg. \# |
| :---: | :---: | :---: | :---: | :---: |
| ISL95338HRTZ (Note 1) | 95338H | -10 to +100 | 32 Ld 4x4 TQFN | L32.4x4A |
| ISL95338IRTZ ( Note 2) | 953381 | -40 to +100 | 32 Ld 4x4 TQFN | L32.4x4A |
| ISL95338EVAL1Z | Evaluation board |  |  |  |

Notes:

1. Add "-T7A" suffix for 250 unit,"-TK" suffix for 1 k unit, or "-T" suffix for 6 k unit tape and reel options. Refer to TB347 for details on reel specifications.
2. Add "-TK" suffix for 1 k unit or "-T" suffix for 6 k unit tape and reel options. Refer to TB347 for details on reel specifications.
3. These Pb -free plastic packaged products employ special Pb -free material sets, molding compounds/die attach materials, and $100 \%$ matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and $\mathrm{Pb}-\mathrm{free}$ soldering operations). Pb -free products are MSL classified at Pb -free peak reflow temperatures that meet or exceed the Pb -free requirements of IPC/JEDEC J STD-020.
4. For Moisture Sensitivity Level (MSL), see the product information page for ISL95338. For more information on MSL, refer to TB363.

### 1.4 Pin Configuration

ISL95338
(32 Ld 4x4 TQFN)
Top View


### 1.5 Pin Descriptions

| Pin Number | Pin Name | Description |
| :---: | :---: | :---: |
| BOTTOM PAD | GND | Signal common of the IC. Unless otherwise stated, signals are referenced to the GND pin. It should also be used as the thermal pad for heat dissipation. |
| 1 | CSON | Forward $\mathrm{V}_{\text {OUT }}$ current sense "-" input. Connect to VOUT current resistor negative input. Place a $0.1 \mu \mathrm{~F}$ ceramic capacitor between CSOP and CSON to provide differential mode filtering. |
| 2 | CSOP | Forward $\mathrm{V}_{\text {OUT }}$ current sense " + " input. Connect to VOUT current resistor positive input. Place a $0.1 \mu \mathrm{~F}$ ceramic capacitor between CSOP and CSON to provide differential mode filtering. |
| 3 | VOUTS | Forward VSYS feedback voltage. Use a resistor divider externally to configure forward VSYS voltage. |
| 4 | BOOT2 | High-side MOSFET Q4 gate driver supply. Connect an MLCC capacitor across the BOOT2 pin and the PHASE2 pin. The boot capacitor is charged through an internal boot diode connected from the VDDP pin to the BOOT2 pin when the PHASE2 pin drops below VDDP minus the voltage drop across the internal boot diode. |
| 5 | UGATE2 | High-side MOSFET Q4 gate drive. |
| 6 | PHASE2 | Current return path for the high side MOSFET Q4 gate drive. Connect this pin to the node consisting of the high-side MOSFET Q4 source, the low-side MOSFET Q3 drain, and the one terminal of the inductor. |
| 7 | LGATE2 | Low-side MOSFET Q3 gate drive. |
| 8 | VDDP | Power supply for the gate drivers. Connect to VDD pin through a $4.7 \Omega$ resistor and connect a $1 \mu \mathrm{~F}$ ceramic capacitor to GND. |
| 9 | LGATE1 | Low-side MOSFET Q2 gate drive. |
| 10 | PHASE1 | Current return path for the high side MOSFET Q1 gate drive. Connect this pin to the node consisting of the high-side MOSFET Q1 source, the low-side MOSFET Q2 drain, and the input terminal of the inductor. |
| 11 | UGATE1 | High-side MOSFET Q1 gate drive. |


| Pin Number | Pin Name | Description |
| :---: | :---: | :---: |
| 12 | BOOT1 | High-side MOSFET Q1 gate driver supply. Connect an MLCC capacitor across the BOOT1 pin and the PHASE1 pin. The boot capacitor is charged through an internal boot diode connected from the VDDP pin to the BOOT1 pin when the PHASE1 pin drops below VDDP minus the voltage drop across the internal boot diode. |
| 13 | ADPS | Reverse output voltage feedback. Use a resistor divider externally to configure the reverse output voltage. |
| 14 | CSIN | ADP current sense "-" input. |
| 15 | CSIP | ADP current sense " + " input. The modulator also uses this for sensing input voltage in Forward mode and output voltage in Reverse mode. |
| 16 | ADP | Used to sense ADP voltage. When ADP voltage is higher than 4.1V, Forward mode can be enabled. The ADP pin is also one of the two internal low power LDO inputs. |
| 17 | DCIN | Input of an internal LDO providing power to the IC. Connect a diode OR from ADP and system outputs. Bypass this pin with an MLCC capacitor. |
| 18 | VDD | Output of the internal LDO; provide the bias power for the internal analog and digital circuit. Connect a $1 \mu \mathrm{~F}$ ceramic capacitor to GND. <br> If VDD is pulled below 2.7 V , the ISL95338 will reset all the SMBus register values to the default. |
| 19 | FRWEN | Forward mode enable, analog signal input. Forward mode is valid if the FRWEN pin voltage is greater than 0.8 V . |
| 20 | RVSEN | Reverse mode enable, digital signal input. Reverse mode is valid if the signal is " 1 " (logic high), otherwise, Reverse mode is disabled. |
| 21 | SDA | SMBus data I/O. Connect to the data line from the host controller. Connect a 10k pull-up resistor according to the SMBus specification. |
| 22 | SCL | SMBus clock I/O. Connect to the clock line from the host controller. Connect a 10k pull-up resistor according to the SMBus specification. |
| 23 | PROCHOT\# | Open-drain output. Pulled low when input currentis detected as hot in Forward and Reverse mode. SMBus command to pull low (refer to Table 8 on page 25 and Table 10 on page 26 for Control 2 Register 0x3DH and Control4 Register 0x4EH). |
| 24 | FRWPG | Open-drain output. Indicator output to indicate the forward modulator is enabled. |
| 25 | ADDR0 | Address setting pin for the IC. The IC address is set by ADDR0 and ADDR1 logic voltage levels. |
| 26 | RVSPG | Open-drain output. Indicator output to indicate the reverse modulator is enabled. |
| 27 | PROG | A resistor from PROG pin to GND sets the default forward system output voltage. |
| 28 | COMPF | Forward mode error amplifier output. Connect a compensation network externally from COMPF to GND. |
| 29 | REF | Output voltage soft-start reference. A ceramic capacitor from REF to GND is set to the desired soft-start time. In Forward mode, forward output voltage (VOUTS) reference soft-start time is set. In Reverse mode, reverse output voltage (ADPS) reference soft-start time is set. |
| 30 | COMPR | Reverse mode error amplifier output. Connect a compensation network externally from COMPR to GND. |
| 31 | VOUT | Forward $\mathrm{V}_{\text {OUT }}$ sense voltage for modulator and PHASE 2 zero-current comparator. |
| 32 | ADDR1 | Address setting pin for the IC. The IC address is set by ADDR0 and ADDR1 logic voltage levels. |

## 2. Specifications

### 2.1 Absolute Maximum Ratings

| Parameter | Minimum | Maximum | Unit |
| :---: | :---: | :---: | :---: |
| CSIP, CSIN, DCIN, ADPS, ADP | -0.3 | +30 | V |
| CSIP | 0.3 | ADP + 2 | V |
| PHASE1 | GND - 0.3 | +30 | V |
| PHASE1 | GND - 2 (<20ns) | +30 | V |
| UGATE1 | PHASE1-0.3 | BOOT1 + 0.3 | V |
| PHASE2 | GND - 0.3 | +30 | V |
| PHASE2 | GND - 2 (<20ns) | +30 | V |
| UGATE2 | PHASE2-0.3 | BOOT2 + 0.3 | V |
| LGATE1, LGATE2 | GND - 0.3 | VDDP + 0.3 | V |
| LGATE1, LGATE2 | GND - 2 (<20ns) | VDDP + 0.3 | V |
| VOUT, VOUTS, CSOP, CSON | -0.3 | +27 | V |
| VDD, VDDP | -0.3V | +6.5 | V |
| BOOT1, BOOT2 | -0.3 | VDDP + 27 | V |
| BOOT1 | (PHASE1-0.3) | PHASE1 + 6.5 | V |
| BOOT2 | (PHASE2-0.3) | PHASE2 + 6.5 | V |
| COMPR, COMPF, REF, PROG | -0.3 | +6.5 | V |
| RVSEN, FRWEN, ADDR0, ADDR1 | -0.3 | +6.5 | V |
| FRWPG, PROCHOT\#, RVSPG | -0.3 | +6.5 | V |
| SCL, SDA | -0.3 | +6.5 | V |
| BOOT1-PHASE1, BOOT2-PHASE2 | -0.3 | +0.3 | V |
| CSIP-CSIN, CSOP-CSON |  | 2 | mA |
| ESD Rating | Rating |  | Unit |
| Human Body Model (Tested per JS-001-2014) | 2 |  | kV |
| Machine Model (Tested per JESD22-A115C) | 200 |  | V |
| Charged Device Model (Tested per JS-002-2014) | 1 |  | kV |
| Latch-Up (Tested per JESD78E) | 100 |  | mA |

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

### 2.2 Thermal Information

| Thermal Resistance (Typical) | $\theta_{\mathbf{J A}}\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right)$ | $\theta_{\mathrm{JC}}\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right)$ |
| :---: | :---: | :---: |
| 32 Ld TQFN Package ( Notes 5, 6) | 37 | 2 |

## Notes:

5. $\theta_{J A}$ is measured in free air with the component mounted on a high-effective thermal conductivity test board with "direct attach" features. See TB379.
6. For $\theta_{\mathrm{Jc}}$, the "case temp" location is the center of the ceramic on the package underside.

| Parameter | Minimum | Maximum | Unit |
| :---: | :---: | :---: | :---: |
| Junction Temperature Range ( $\mathrm{T}_{\mathrm{J}}$ ) | -10 | +125 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range ( $\mathrm{T}_{\mathrm{S}}$ ) | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| Pb-Free Reflow Profile | Refer to TB493 |  |  |

### 2.3 Recommended Operation Conditions

| Parameter | Minimum | Maximum | Unit |
| :--- | :---: | :---: | :---: |
| Ambient Temperature - HRTZ | -10 | +100 | ${ }^{\circ} \mathrm{C}$ |
| Ambient Temperature - IRTZ | -40 | +100 | ${ }^{\circ} \mathrm{C}$ |
| ADP Input Voltage | +4 | +24 | V |
| $V_{\text {OUT }}$ Input Voltage | +4 | +20 | V |

### 2.4 Electrical Specifications

Operating conditions: ADP = CSIP $=\mathrm{CSIN}=4 \mathrm{~V}$ and 23 V , VOUTS $=\mathrm{VOUT}=\mathrm{CSOP}=\mathrm{CSON}=8 \mathrm{~V}$, unless otherwise noted. Boldface limits apply across the junction temperature range, $-10^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ unless otherwise specified.

| Parameter | Symbol | Test Conditions | Min (Note 7) | Typ | Max <br> (Note 7) | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| UVLO/ACOK |  |  |  |  |  |  |
| VADP UVLO Rising | VADP_UVLO_r |  | 3.9 | 4.2 | 4.55 | V |
| VADP UVLO Hysteresis | VADP_UVLO_h |  |  | 530 |  | mV |
| $\mathrm{V}_{\text {OUT }}$ UVLO Rising | VOUT_UVLO_r |  | 3.9 | 4.2 | 4.55 | V |
| $V_{\text {OUT }}$ UVLO Hysteresis | VOUT_UVLO_h |  |  | 300 |  | mV |
| VDDA 2P7 Rising, SMBus Active (Note 8) | VDD_2P7_r |  | 2.5 | 2.7 | 2.9 | V |
| VDDA 2P7 POR Hysteresis (Note 8) | VDD_2P7_h |  |  | 150 |  | mV |
| VDDA 3P8 POR Rising, <br> Modulator, and Gate Driver Active | VDD_3P8_r |  | 3.6 | 3.8 | 3.9 | V |
| VDD 3P8 Hysteresis | VDD_3P8_h |  |  | 150 |  | mV |
| FRWEN Rising | FRWEN_r |  | 0.775 | 0.8 | 0.825 | V |
| FRWEN Hysteresis | FRWEN_h |  |  | 50 |  | mV |
| Bias Current |  |  |  |  |  |  |
| Forward Supply Current, Disable State |  | ADP, ADPS CSIN, CSIP, VDDP, DCIN = 5V, FWREN = Low |  | 130 | 200 | $\mu \mathrm{A}$ |
| Reverse Supply Current, Disable State |  | Vout, VOUTS CSON, CSOP, VDDP, DCIN $=5 \mathrm{~V}$, RVSEN $=$ Low |  | 70 | 150 | $\mu \mathrm{A}$ |
| Forward Supply Current, Enable State |  | ADP, ADPS CSIN, CSIP, DCIN = 20V, FWREN = High |  | 3000 | 3300 | $\mu \mathrm{A}$ |

Operating conditions: $\mathrm{ADP}=\mathrm{CSIP}=\mathrm{CSIN}=4 \mathrm{~V}$ and 23 V , VOUTS $=$ VOUT $=\mathrm{CSOP}=\mathrm{CSON}=8 \mathrm{~V}$, unless otherwise noted. Boldface limits apply across the junction temperature range, $-10^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ unless otherwise specified. (Continued)

| Parameter | Symbol | Test Conditions | $\begin{array}{\|c\|} \hline \text { Min } \\ \text { (Note 7) } \end{array}$ | Typ | $\begin{array}{c\|} \hline \text { Max } \\ \text { (Note 7) } \end{array}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reverse Supply Current, Enable State |  | VOUT, VOUTS CSON, CSOP, DCIN $=20 \mathrm{~V}$, RVSEN = High |  | 3000 | 3300 | $\mu \mathrm{A}$ |
| Forward Supply Current, Enable State |  | DCIN only (does not include gate driver current) |  | 1600 | 2000 | $\mu \mathrm{A}$ |
| Reverse Supply Current, Enable State |  | DCIN only (does not include gate driver current) |  | 1600 | 2000 | $\mu \mathrm{A}$ |
| Linear Regulator |  |  |  |  |  |  |
| VDDA Output Voltage | VDD | $6 \mathrm{~V}<\mathrm{V}_{\text {ADP }}<23 \mathrm{~V}$, no load | 4.5 | 5.1 | 5.5 | V |
| VDDA Dropout Voltage | VDD_dp | $30 \mathrm{~mA}, \mathrm{~V}_{\text {DCIN }}=4 \mathrm{~V}$ |  | 100 |  | mV |
| VDD Overcurrent Threshold | VDD_OC |  | 90 | 135 | 165 | mA |

ADP Current Regulation, $\mathrm{R}_{\mathrm{ADP}}=\mathbf{2 0} \mathrm{m} \Omega$

| Input Current Accuracy |  | \|CSIP - CSIN $=80 \mathrm{mV}$ |  | 4 |  | A |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | -3 |  | +3 | \% |
|  |  | \|CSIP - CSIN| $=40 \mathrm{mV}$ |  | 2 |  | A |
|  |  |  | -4 |  | +4 | \% |
|  |  | \|CSIP - CSIN $=10 \mathrm{mV}$ |  | 0.5 |  | A |
|  |  |  | -10 |  | +10 | \% |
| ADP Current PROCHOT\# Threshold $\mathrm{R}_{\mathrm{s} 1}=20 \mathrm{~m} \Omega$ | $\mathrm{I}_{\text {ADP_HOT_TH10 }}$ | ACProchot $=0 \times 0 \mathrm{~A} 80 \mathrm{H}(2688 \mathrm{~mA})$ |  | 2688 |  | mA |
|  |  |  | -3.0 |  | +3.0 | \% |
|  |  | ACProchot $=0 \times 0400 \mathrm{H}$ (1024mA) |  | 1024 |  | mA |
|  |  |  | -6.0 |  | +6.0 | \% |

## Voltage Regulation

| Output Voltage Accuracy Forward | HRTZ | Measured at VOUTS, 8V and up | $\mathbf{- 1}$ |  | $\mathbf{+ 1}$ |
| :--- | :--- | :--- | :---: | :---: | :---: |
| Output Voltage Accuracy Forward | HRTZ | Measured at VOUTS, 4 V to 8 V | $\mathbf{- 1 . 5}$ |  | $\mathbf{+ 1 . 5}$ |
| Output Voltage Accuracy Reverse | HRTZ | Measured at ADPS, 8 V and up | $\mathbf{- 1}$ |  | $\mathbf{+ 1}$ |
| Output Voltage Accuracy Reverse | HRTZ | Measured at ADPS, 4 V to 8 V | $\mathbf{- 1 . 5}$ |  | $\mathbf{+ 1 . 5}$ |
| Output Voltage Accuracy Forward | IRTZ | Measured at VOUTS, 8 V and up | $\mathbf{- 2}$ |  | $\mathbf{+ 2}$ |
| Output Voltage Accuracy Forward | IRTZ | Measured at VOUTS, 4 V to 8 V | $\mathbf{- 1 . 5}$ |  | $\mathbf{+ 1 . 5}$ |
| Output Voltage Accuracy Reverse | IRTZ | Measured at ADPS, 8 V and up | $\mathbf{- 2}$ |  | $\mathbf{+ 2}$ |
| Output Voltage Accuracy Reverse | IRTZ | Measured at ADPS, 4 V to 8 V | $\mathbf{- 3}$ |  | $\mathbf{+ 3}$ |
| Minimum Input Voltage Accuracy |  | Measured at ADPS | $\mathbf{4}$ |  | $\mathbf{+ 3}$ |

$V_{\text {OUT }}$ Current Regulation, $R_{\text {s2 }}=10 \mathrm{~m} \Omega$

| $\mathrm{V}_{\text {Out }}$ Current Accuracy |  | \|CSOP - CSON| $=60 \mathrm{mV}$ |  | 6 |  | A |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | -3 |  | +3 | \% |
|  |  | \|CSOP - CSON| $=20 \mathrm{mV}$ |  | 2 |  | A |
|  |  |  | -5 |  | +5 | \% |
|  |  | \|CSOP - CSON $=10 \mathrm{mV}$ |  | 1 |  | A |
|  |  |  | -10 |  | +10 | \% |
|  |  | \|CSOP - CSON| $=5 \mathrm{mV}$ |  | 0.5 |  | A |
|  |  |  | -20 |  | +20 | \% |
| ADP Current-Sense Amplifier, $\mathrm{R}_{\text {ADP }}=\mathbf{2 0} \mathrm{m} \boldsymbol{\Omega}$ |  |  |  |  |  |  |
| CSIP/CSIN Input Voltage Range | $\mathrm{V}_{\text {CSIP/N }}$ |  | 0 |  | 27 | V |

Operating conditions: $\mathrm{ADP}=\mathrm{CSIP}=\mathrm{CSIN}=4 \mathrm{~V}$ and 23 V , VOUTS $=$ VOUT $=\mathrm{CSOP}=\mathrm{CSON}=8 \mathrm{~V}$, unless otherwise noted. Boldface limits apply across the junction temperature range, $-10^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ unless otherwise specified. (Continued)

| Parameter | Symbol | Test Conditions | Min <br> (Note 7) | Typ | Max <br> (Note 7) | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OUT }}$ Current-Sense Amplifier, $\mathrm{R}_{\text {BAT }}=10 \mathrm{~m} \Omega$ |  |  |  |  |  |  |
| System Side Current PROCHOT\# Threshold, $\mathrm{R}_{\mathrm{s} 2}=10 \mathrm{~m} \Omega$ | $\mathrm{I}_{\text {SYS_HOT }}$ | SystemSideProchot $=0 \times 1000 \mathrm{H}(4096 \mathrm{~mA})$ |  | 4096 |  | mA |
|  |  |  | -5 |  | +5 | \% |
| RVSEN |  |  |  |  |  |  |
| High-Level Input Voltage |  |  | 0.9 |  |  | V |
| Low-Level Input Voltage |  |  |  |  | 0.35 | V |
| Input Leakage Current |  | $\mathrm{V}_{\text {RVSEN }}=3.3 \mathrm{~V}, 5 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| PROCHOT\#, RVSPG, FWRPG |  |  |  |  |  |  |
| Output Sinking Current |  | Pin at 0.4V |  | 37 |  | mA |
| Leakage Current |  |  |  |  | 1 | $\mu \mathrm{A}$ |
| PROCHOT\# |  |  |  |  |  |  |
| PROCHOT\# Debounce Time (Note 8) |  | PROCHOT\# Debounce register | -15 |  | 15 | \% |
| PROCHOT\# Duration Time (Note 8) |  | PROCHOT\# Duration register | -15 |  | 15 | \% |
| Protection |  |  |  |  |  |  |
| ADP Overvoltage Rising Hysteresis |  | Forward mode | 25.5 | 26.4 | 27 | V |
| ADP Overvoltage Hysteresis |  |  |  | 0.35 |  | V |
| VOUTS Overvoltage Rising Threshold |  | Forward mode VOUTS-12xREF | 0.85 | 1.1 | 1.45 | V |
| VOUTS Overvoltage Hysteresis |  |  |  | 0.55 |  | V |
| ADPS Overvoltage Rising Threshold |  | Reverse mode ADPS-12xREF | 0.9 | 1.2 | 1.5 | V |
| ADPS Overvoltage Hysteresis |  |  |  | 0.6 |  | V |
| VOUTS Undervoltage Falling Threshold |  | Forward mode VOUTS-12xREF | -1.15 | -0.85 | -0.55 | V |
| VOUTS Undervoltage Hysteresis |  |  |  | 0.6 |  | V |
| ADPS Undervoltage Falling Threshold |  | Reverse mode ADPS-12xREF | -1.55 | -1.2 | -0.85 | V |
| ADPS Undervoltage Hysteresis |  |  |  | 0.4 |  | V |
| Over-Temperature Threshold (Note 8) |  |  | 140 | 150 | 160 | ${ }^{\circ} \mathrm{C}$ |
| Oscillator |  |  |  |  |  |  |
| Oscillator Frequency, Digital Core Only |  |  | 0.85 | 1 | 1.15 | MHz |
| Digital Debounce Time Accuracy |  | PV Debounce and UV Debounce for FWRPG and RVSPG delay | -15 |  | 15 | \% |
| Miscellaneous |  |  |  |  |  |  |
| Switching Frequency Accuracy |  | All programmed $\mathrm{f}_{\mathrm{SW}}$ settings, CCM, and no period stretching | -15 |  | 15 | \% |
| ADP Discharge Current |  | ADP $=5 \mathrm{~V}$ |  | 6.5 |  | mA |
| $\mathrm{V}_{\text {OUT }}$ Discharge Current |  | $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$ |  | 8.5 |  | mA |
| REF Pin Sink/Source Current |  | Control1 <3> $=0$ |  | 0.7 |  | $\mu \mathrm{A}$ |
| REF Pin Fast Sink Current |  | Control1 <3> = 1 |  | 0.7 |  | $\mu \mathrm{A}$ |
| REF Pin Fast Source Current |  | Control 1 <3> = 1 |  | 14 |  | $\mu \mathrm{A}$ |

Operating conditions: ADP $=\mathrm{CSIP}=\mathrm{CSIN}=4 \mathrm{~V}$ and 23 V , VOUTS $=\mathrm{VOUT}=\mathrm{CSOP}=\mathrm{CSON}=8 \mathrm{~V}$, unless otherwise noted. Boldface limits apply across the junction temperature range, $-10^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ unless otherwise specified. (Continued)

| Parameter | Symbol | Test Conditions | Min <br> (Note 7) | Typ | Max <br> (Note 7) | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SMBus |  |  |  |  |  |  |
| SDA/SCL Input Low Voltage |  | 3.3 V |  |  | 0.8 | V |
| SDA/SCL Input High Voltage |  | 3.3 V | 2 |  |  | V |
| SDA/SCL Input Bias Current |  | 3.3 V |  |  | 1 | $\mu \mathrm{A}$ |
| SDA, Output Sink Current ( Note 8) |  | SDA $=0.4 \mathrm{~V}$ | 4 |  |  | mA |
| SMBus Frequency | $\mathrm{f}_{\text {SMB }}$ |  | 10 |  | 400 | kHz |
| Gate Driver |  |  |  |  |  |  |
| UGATE1 Pull-Up Resistance | UG1 ${ }_{\text {RPU }}$ | 100mA source current |  | 800 | 1200 | $m \Omega$ |
| UGATE1 Source Current | UG1 ${ }_{\text {SRC }}$ | UGATE1 - PHASE1 = 2.5V | 1.3 | 2 |  | A |
| UGATE1 Pull-Down Resistance | UG1 ${ }_{\text {RPD }}$ | 100mA sink current |  | 350 | 475 | $\mathrm{m} \Omega$ |
| UGATE1 Sink Current | UG1 ${ }_{\text {SNK }}$ | UGATE1 - PHASE1 = 2.5V | 1.9 | 2.8 |  | A |
| LGATE1 Pull-Up Resistance | LG1 ${ }_{\text {RPU }}$ | 100mA source current |  | 800 | 1200 | $\mathrm{m} \Omega$ |
| LGATE1 Source Current | LG1 ${ }_{\text {SRC }}$ | LGATE1 - GND $=2.5 \mathrm{~V}$ | 1.3 | 2 |  | A |
| LGATE1 Pull-Down Resistance | LG1 ${ }_{\text {RPD }}$ | 100mA sink current |  | 300 | 450 | $\mathrm{m} \Omega$ |
| LGATE1 Sink Current | LG1 ${ }_{\text {SNK }}$ | LGATE1 - GND $=2.5 \mathrm{~V}$ | 2.3 | 3.5 |  | A |
| LGATE2 Pull-Up Resistance | LG2 RPU | 100mA source current |  | 800 | 1200 | $m \Omega$ |
| LGATE2 Source Current | LG2 ${ }_{\text {SRC }}$ | LGATE2 - GND $=2.5 \mathrm{~V}$ | 1.3 | 2 |  | A |
| LGATE2 Pull-Down Resistance | LG2 ${ }_{\text {RPD }}$ | 100mA sink current |  | 300 | 450 | $\mathrm{m} \Omega$ |
| LGATE2 Sink Current | LG2 ${ }_{\text {SNK }}$ | LGATE2 - GND $=2.5 \mathrm{~V}$ | 2.3 | 3.5 |  | A |
| UGATE2 Pull-Up Resistance | UG2 ${ }_{\text {RPU }}$ | 100mA source current |  | 800 | 1200 | $\mathrm{m} \Omega$ |
| UGATE2 Source Current | UG2 ${ }_{\text {SRC }}$ | UGATE2 - PHASE2 = 2.5V | 1.3 | 2 |  | A |
| UGATE2 Pull-Down Resistance | UG2 ${ }_{\text {RPD }}$ | 100mA sink current |  | 300 | 450 | $\mathrm{m} \Omega$ |
| UGATE2 Sink Current | UG2 ${ }_{\text {SNK }}$ | UGATE2 - PHASE2 = 2.5V | 2.3 | 3.5 |  | A |
| UGATE1 to LGATE1 Dead Time | $t_{\text {UG1LG1DEAD }}$ |  | 10 | 20 | 40 | ns |
| LGATE1 to UGATE1 Dead Time | $t_{\text {LG1UG1DEAD }}$ |  | 10 | 20 | 40 | ns |
| LGATE2 to UGATE2 Dead Time | $t_{\text {LG2UG2DEAD }}$ |  | 10 | 20 | 40 | ns |
| UGATE2 to LGATE2 Dead Time | $t_{\text {UG2LG2DEAD }}$ |  | 10 | 20 | 40 | ns |

### 2.5 SMBus Timing Specification

| Parameters | Symbol | Test Conditions | Min (Note 7) | Typ | $\begin{gathered} \text { Max } \\ \text { (Note 7) } \end{gathered}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SMBus Frequency | $\mathrm{F}_{\text {SMB }}$ |  | 10 |  | 400 | kHz |
| Bus-Free Time | $t_{\text {BUF }}$ |  | 4.7 |  |  | $\mu \mathrm{s}$ |
| Start Condition Hold Time from SCL | $\mathrm{t}_{\text {HD:STA }}$ |  | 4 |  |  | $\mu \mathrm{s}$ |
| Start Condition Set-Up Time from SCL | $\mathrm{t}_{\text {SU: }}$ STA |  | 4.7 |  |  | $\mu \mathrm{s}$ |
| Stop Condition Set-Up Time from SCL | $\mathrm{t}_{\text {SU:STO }}$ |  | 4 |  |  | $\mu \mathrm{s}$ |
| SDA Hold Time from SCL | $\mathrm{t}_{\text {HD: }}$ DAT |  | 300 |  |  | ns |
| SDA Set-Up Time from SCL | $\mathrm{t}_{\text {SU:DAT }}$ |  | 250 |  |  | ns |
| SCL Low Period | t Low |  | 4.7 |  |  | $\mu \mathrm{s}$ |
| SCL High Period | $\mathrm{t}_{\text {HIGH }}$ |  | 4 |  |  | $\mu \mathrm{s}$ |
| SMBus Inactivity Timeout |  | Maximum charging period without an SMBus Write to MaxSystemVoltage or ADPCurrent register |  | 175 |  | S |

Notes:
7. Parameters with MIN and/or MAX limits are $100 \%$ tested at $+25^{\circ} \mathrm{C}$, unless otherwise specified. Temperature limits established by characterization and are not production tested.
8. Compliance to datasheet limits is assured by one or more methods: production test, characterization, and/or design.


Figure 4. Gate Driver Timing Diagram

## 3. Typical Performance Curves



Figure 5. Forward Mode Soft-Start, $\mathbf{1 2 V}_{\text {ADP, }} \mathbf{2 0 V}_{\text {SYS }}$


Figure 7. $\mathrm{V}_{\text {SYS }}$ Voltage Ramps Up in Forward Mode, Buck -> Buck-Boost -> Boost Operation Mode Transition


Figure 9. Reverse Mode, $\mathbf{5} \mathrm{V}_{\text {ADP }}$ to $\mathbf{2 0} \mathrm{V}_{\text {ADP }}$


Figure 6. Reverse Mode, Soft-Start, $12 \mathrm{~V}_{\text {ADP }}, 5 \mathrm{~V}_{\text {SYS }}$


Figure 8. ADP Voltage Ramps Up in Reverse Mode, Buck -> Buck-Boost -> Boost Operation Mode Transition


Figure 10. Reverse Mode, $\mathbf{2 0 V}_{\text {ADP }}$ to $\mathbf{5} \mathrm{V}_{\text {ADP }}$


Figure 11. Forward Mode, $5 \mathrm{~V}_{\text {SYS }}$ to $\mathbf{2 0} \mathrm{V}_{\mathrm{SYS}}$


Figure 13. Forward Mode, Output Voltage Loop to ADP Current Loop Transition. $5 \mathrm{~V}_{\text {ADP, }} \mathbf{1 2 V}_{\text {SYS }}$, System Load 0A to 0.65A Step, ADP Current Limit $=1.5 \mathrm{~A}$


Figure 15. Forward Mode, Force Buck-Boost Mode to Boost Mode. 10V ${ }_{\text {ADP, }} \mathbf{1 2 V}_{\text {SYS }}$


Figure 12. Forward Mode, $\mathbf{2 0 V}_{\text {SYS }}$ to $\mathbf{5} \mathrm{V}_{\text {SYS }}$


Figure 14. Forward Mode, Output Voltage Loop to Adapter Voltage Loop Transition. $6 \mathrm{~V}_{\text {ADP, }}$ Input Voltage Limit $=5.12 \mathrm{~V}, 12 \mathrm{~V}_{\text {SYS }}$, System Load 0A to 0.78A Step, System Current Limit =5A, Input Current Limit=5A


Figure 16. Reverse Mode, Force Buck-Boost Mode to Boost Mode. 12V ADP, $^{10} \mathrm{~V}_{\text {SYS }}$


Figure 17. Forward Mode, $5 \mathrm{~V}_{\text {ADP }}, 12 \mathrm{~V}_{\mathrm{SYS}}, \mathbf{0 - 2} \mathrm{A}$ Transient Load


Figure 18. Reverse Mode, $\mathbf{2 0 V}_{\mathrm{ADP}}, \mathbf{1 2 V}_{\mathrm{SYS}}, \mathbf{0 - 2 A}$
Transient Load

## 4. General SMBus Architecture



Figure 19. General SMBus Architecture

### 4.1 Data Validity

The data on the SDA line must be stable during the HIGH period of the SCL, unless generating a START or STOP condition. The HIGH or LOW state of the data line can only change when the clock signal on the SCL line is LOW. Refer to Figure 20.


Figure 20. Data Validity

### 4.2 START and STOP Conditions

As Figure 21 shows, the START condition is a HIGH to LOW transition of the SDA line while SCL is HIGH.
The STOP condition is a LOW to HIGH transition on the SDA line while SCL is HIGH. A STOP condition must be sent before each START condition.


Figure 21. Start and Stop Waveforms

### 4.3 Acknowledge

Each address and data transmission uses nine clock pulses. The ninth pulse is the acknowledge bit (ACK). After the start condition, the master sends seven slave address bits and an R/W bit during the next eight clock pulses. During the nine clock pulse, the device that recognizes its own address holds the data line low to acknowledge (refer to Figure 22). The acknowledge bit is also used by both the master and the slave to acknowledge receipt of register addresses and data.


Figure 22. Acknowledge on the SMBus

### 4.4 SMBus Transactions

All transactions start with a control byte sent from the SMBus master device. The control byte begins with a START condition, followed by seven bits of slave address (refer to Table 1 on page 20), and the R/W bit. The R/W bit is " 0 " for a WRITE or " 1 " for a READ. If any slave device on the SMBus bus recognizes its address, it will acknowledge by pulling the Serial Data (SDA) line low for the last clock cycle in the control byte. If no slave exists at that address or it is not ready to communicate, the data line will be " 1 ", indicating a Not Acknowledge condition.
After the control byte is sent and the ISL95338 acknowledges it, the second byte sent by the master must be a register address byte such as $0 \times 14$ for the SystemCurrentLimit register. The register address byte tells the ISL95338 which register the master will write or read. See Table 2 on page 20 for details of the registers. After the ISL95338 receives a register address byte, it will respond with an acknowledge.

### 4.5 Byte Format

Every byte put on the SDA line must be eight bits long and must be followed by an acknowledge bit. Data is transferred with the Most Significant Bit (MSB) first and the Least Significant Bit (LSB) last. The LO BYTE data is transferred before the HI BYTE data. For example, when writing $0 \times 41 \mathrm{~A} 0,0 \mathrm{xA} 0$ is written first and 0 x 41 is written second.


Figure 23. SMBus Read and Write Protocol

### 4.6 SMBus and $I^{2} C$ Compatibility

The ISL95338 SMBus minimum input logic high voltage is 2 V , so it is compatible with $\mathrm{I}^{2} \mathrm{C}$ with higher than 2 V pull-up power supply.
The ISL95338 SMBus registers are 16 bits, so it is compatible with 16 bits $\mathrm{I}^{2} \mathrm{C}$ or 8 bits $\mathrm{I}^{2} \mathrm{C}$ with auto-increment capability. The chip will not acknowledge SMBus communication unless either ADP or VOUT is higher than 4.1V.

## 5. ISL95338 SMBus Commands

The ISL95338 receives control inputs from the SMBus interface after Power-On Reset (POR). The serial interface complies with the System Management Bus Specification, which can be downloaded from www.smbus.org. The ISL95338 uses the SMBus Read-word and Write-word protocols (see Figure 23 on page 19) to communicate with the host system. The ISL95338 is an SMBus slave device and does not initiate communication on the bus. The ISL95338 address is programmable through ADDR0 and ADDR1 voltage levels (see Table 1) to support multiple ISL95338s sharing a common SMBus. Connect the ADDR0 and ADDR1 pins to either ground or VDD.

Bits 1 and 2 are for ADDR0 and ADDR1 pins, respectively. The " 1 " means the pin voltage is high, while the " 0 " means the pin voltage is low. From Bits 3 to 7 , the value is fixed as 10010 . The address is latched at rising VDD 2P7 POR threshold.

Table 1. Address Table

| ADDR0 | ADDR1 | Read/ <br> Write | Binary <br> Address | Hex <br> Address |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 1001,0001 | $0 \times 91 \mathrm{H}$ |
| 0 | 0 | 0 | 1001,0000 | $0 \times 90 \mathrm{H}$ |
| 0 | 1 | 1 | 1001,0101 | $0 \times 95 \mathrm{H}$ |
| 0 | 1 | 0 | 1001,0100 | $0 \times 94 \mathrm{H}$ |
| 1 | 0 | 1 | 1001,0011 | $0 \times 93 \mathrm{H}$ |
| 1 | 0 | 0 | 1001,0010 | $0 \times 92 \mathrm{H}$ |
| 1 | 1 | 1 | 1001,0111 | $0 \times 97 \mathrm{H}$ |
| 1 | 1 | 0 | 1001,0110 | $0 \times 96 \mathrm{H}$ |

The data (SDA) and clock (SCL) pins have Schmitt-trigger inputs that can accommodate slow edges. Choose pull-up resistors for SDA and SCL to achieve rise times according to the SMBus specifications.

The illustration in this datasheet is based on current sensing-resistors $R_{s 1}=20 \mathrm{~m} \Omega$ and $R_{s 2}=10 \mathrm{~m} \Omega$, unless otherwise specified.

Table 2. Register Summary

| Register Names | Register Address | Read/ Write | Number of Bits | Description | Default |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SystemCurrentLimit | 0X14 | R/W | 11 | [12:2]11-bit, LSB size 4 mA , total range 6080 mA , with $10 \mathrm{~m} \Omega$ $\mathrm{R}_{\mathrm{S} 1}$ | 1.5A |
| ForwardRegulatingVoltage | 0X15 | R/W | 12 | [14:3]12-Bit, LSB size 12mV, see PROG Table 21 on page 38 | 5.004 V |
|  |  |  |  |  | 9.000 V |
|  |  |  |  |  | 12.000 V |
|  |  |  |  |  | 16.008 V |
|  |  |  |  |  | 20.004 V |
| Control0 | 0X39 | R/W | 16 | Configure various options | 0x0000h |
| Information1 | 0X3A | R | 16 | Indicate various status | 0x0000h |
| Control1 | 0X3C | R/W | 16 | Configure various options | 0x0000h |
| Control2 | 0X3D | R/W | 16 | Configure various options | 0x0000h |
| ForwardInputCurrent | 0X3F | R/W | 11 | [12:2]11-bit, LSB size 4 mA , total range 6080 mA , with $20 \mathrm{~m} \Omega \mathrm{R}_{\mathrm{S} 1}$ | Set by PROG pin |
| ADPInputCurrentProchot\# | 0X47 | R/W | 6 | [12:7] ADP input current Prochot\# threshold. Default 3.072A, 128mA resolution for $20 \mathrm{~m} \Omega \mathrm{R}_{\mathrm{s} 1}$, only for Forward mode. | 3.072A |
| SystemInputCurrentProchot\# | 0X48 | R/W | 6 | [13:8] System current towards switcher Prochot\# threshold. Default 4.096A, 256 mA resolution for $10 \mathrm{~m} \Omega \mathrm{R}_{\mathrm{s} 2}$. | 4.096A |

Table 2. Register Summary (Continued)

| Register Names | Register Address | Read/ Write | Number of Bits | Description | Default |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ReverseRegulatingVoltage | 0X49 | R/W | 12 | [14:3] 12-bit, LSB size 12 mV Reverse mode regulating voltage reference | 5.004V |
| ReverseOutputCurrent | 0X4A | R/W | 6 | [12:7] 6-bit, LSB size 128mA, total range 4.096A Reverse mode maximum current limit | 0.512A |
| InputVoltageLimit | 0X4B | R/W | 6 | [13:8] 6-bit, LSB size 512mV Forward low $\mathrm{V}_{\text {IN }}$ loop voltage reference | 4.096 V |
| Control3 | 0X4C | R/W | 16 | Configure various options | 0x0000h |
| Information2 | 0X4D | R | 16 | Indicate various status | 0x0000h |
| Control4 | 0X4E | R/W | 8 | [7:0] 8-bit, configure various options | 0x00h |
| ManufacturerID | OXFE | R | 8 | Manufacturers ID register | 0x49h |
| DevicelD | OXFF | R | 8 | Device ID register - 0x0D | 0x0Dh |

### 5.1 Setting System Side Current Limit

To set the system side current limit, which is the output current in Forward mode or the input current in Reverse mode, write a 16 -bit SystemCurrentLimit command ( 0 X 14 H or 0 b 00010100 ) using the Write-word protocol shown in Figure 5 on page 15 and the data format shown in Table 3 for a $10 \mathrm{~m} \Omega$ Rs 2 or Table 4 for a $5 \mathrm{~m} \Omega$ Rs 2 .
The ISL95338 limits the system current by limiting the CSOP-CSON voltage. By using the recommended currentsense resistor value Rs $2=10 \mathrm{~m} \Omega$, the register's LSB always translates to 4 mA of output current. The
SystemCurrentLimit register accepts any output current command but only the valid register bits will be written to the register and the maximum value is clamped at 6080 mA for $\mathrm{Rs} 2=10 \mathrm{~m} \Omega$.
After POR, the SystemCurrentLimit register is reset to 0 x 05 DCH ( 1.5 A ). The SystemCurrentLimit register can be read back to verify its content.

Table 3. SystemCurrentLimit Register 0x14H (11-Bit, 4mA Step, $10 \mathrm{~m} \Omega$ Sense Resistor, x36)

| Bit | Description |
| :---: | :---: |
| <1:0> | Not used |
| <2> | $0=$ Add 0 mA of system current limit. <br> 1 = Add 4 mA of system current limit. |
| <3> | $0=$ Add 0 mA of system current limit. <br> 1 = Add 8 mA of system current limit. |
| <4> | $0=$ Add 0 mA of system current limit. <br> 1 = Add 16 mA of system current limit. |
| <5> | $0=$ Add 0 mA of system current limit. <br> 1 = Add 32 mA of system current limit. |
| <6> | $0=$ Add 0 mA of system current limit. <br> 1 = Add 64 mA of system current limit. |
| <7> | $0=$ Add 0 mA of system current limit. <br> 1 = Add 128 mA of system current limit. |
| <8> | $0=$ Add 0 mA of system current limit. <br> 1 = Add 256 mA of system current limit. |
| <9> | $\begin{aligned} & 0=\text { Add } 0 \mathrm{~mA} \text { of system current limit. } \\ & 1=\text { Add } 512 \mathrm{~mA} \text { of system current limit. } \end{aligned}$ |
| <10> | $\begin{aligned} & 0=\text { Add } 0 \mathrm{~mA} \text { of system current limit. } \\ & 1=\text { Add } 1024 \mathrm{~mA} \text { of system current limit. } \end{aligned}$ |
| <11> | $0=$ Add 0 mA of system current limit. <br> 1 = Add 2048 mA of system current limit. |

Table 3. SystemCurrentLimit Register 0x14H (11-Bit, 4mA Step, $10 \mathrm{~m} \Omega$ Sense Resistor, x 36 ) (Continued)

| Bit |  |
| :---: | :--- |
| $<12>$ | $0=$ Add 0mA of system current limit. <br> $1=$ Add 4096mA of system current limit. |
| $<13: 15>$ | Not used |
| Maximum | $<12: 2>=101111100006080 \mathrm{~mA}$ |

Note: The gain for the system side current-sensing amplifiers is different for Forward mode and Reverse mode. The gain in Reverse mode is half of that in Forward mode. Therefore, in Reverse mode, the sensing current value needs to be doubled compared to the value set in the SystemCurrentLimit register.

Table 4. ForwardOutputCurrentLimit Register $0 \times 14 \mathrm{H}$ (11-Bit, 8 mA Step, $5 \mathrm{~m} \Omega$ Sense Resistor, x 36 )

| Bit | Description |
| :---: | :---: |
| <1:0> | Not used |
| <2> | $0=$ Add 0 mA of system current limit. <br> 1 = Add 8 mA of system current limit. |
| <3> | $0=$ Add 0 mA of system current limit. <br> 1 = Add 16 mA of system current limit. |
| <4> | $0=$ Add 0 mA of system current limit. <br> 1 = Add 32 mA of system current limit. |
| <5> | 0 = Add 0 mA of system current limit. <br> 1 = Add 64mA of system current limit. |
| <6> | $0=$ Add 0 mA of system current limit. <br> $1=$ Add 128 mA of system current limit. |
| <7> | $0=$ Add 0 mA of system current limit. <br> $1=$ Add 256 mA of system current limit. |
| <8> | $0=$ Add 0 mA of system current limit. <br> 1 = Add 512 mA of system current limit. |
| <9> | $0=$ Add 0 mA of system current limit. <br> 1 = Add 1024 mA of system current limit. |
| <10> | $0=$ Add 0 mA of system current limit. <br> 1 = Add 2048 mA of system current limit. |
| <11> | $0=$ Add 0 mA of system current limit. <br> 1 = Add 4096 mA of system current limit. |
| <12> | $0=$ Add 0 mA of system current limit. <br> 1 = Add 8192 mA of system current limit. |
| <13:15> | Not used |
| Maximum | <12:2> = 1011111000012160 mA |

### 5.2 Setting Input Current Limit in Forward Mode

To set the input current limit in Forward mode, write a 16-bit ForwardInputCurrent command (0x3FH or 0b00111111) using the Write-word protocol shown in Figure 5 on page 15 and the data format shown in Table 5 for a $20 \mathrm{~m} \Omega$ Rs 1 or Table 6 on page 23 for a $10 \mathrm{~m} \Omega$ Rs1.
The ISL95338 limits the input current in Forward mode by limiting the CSIP-CSIN voltage. By using the recommended current-sense resistor values, the register's LSB always translates to 4 mA of input current. Any input current limit command will be accepted but only the valid register bits will be written to the ForwardInputCurrent register and the maximum values are clamped at 6080 mA for $\mathrm{Rs} 1=20 \mathrm{~m} \Omega$.

Table 5. ForwardInputCurrent Register 0x3FH (11-Bit, 4mA Step, 20m $\Omega$ Sense Resistor, x 18 )

| Bit | Description |
| :---: | :---: |
| <1:0> | Not used |
| <2> | $0=$ Add 0 mA of input current limit in Forward mode. <br> $1=$ Add 4 mA of input current limit in Forward mode. |
| <3> | $0=$ Add 0 mA of input current limit in Forward mode. <br> $1=$ Add 8 mA of input current limit in Forward mode. |
| <4> | $0=$ Add 0 mA of input current limit in Forward mode. <br> 1 = Add 16 mA of input current limit in Forward mode. |
| <5> | $0=$ Add 0 mA of input current limit in Forward mode. <br> 1 = Add 32 mA of input current limit in Forward mode. |
| <6> | $0=$ Add 0 mA of input current limit in Forward mode. <br> 1 = Add 64 mA of input current limit in Forward mode. |
| <7> | $\begin{aligned} & 0=\text { Add } 0 \mathrm{~mA} \text { of input current limit in Forward mode. } \\ & 1=\text { Add } 128 \mathrm{~mA} \text { of input current limit in Forward mode. } \end{aligned}$ |
| <8> | $0=$ Add 0 mA of input current limit in Forward mode. <br> 1 = Add 256 mA of input current limit in Forward mode. |
| <9> | $0=$ Add 0 mA of input current limit in Forward mode. <br> 1 = Add 512 mA of input current limit in Forward mode. |
| <10> | $0=$ Add 0 mA of input current limit in Forward mode. <br> 1 = Add 1024 mA of input current limit in Forward mode. |
| <11> | $0=$ Add 0 mA of input current limit in Forward mode. <br> 1 = Add 2048mA of input current limit in Forward mode. |
| <12> | $0=$ Add 0 mA of input current limit in Forward mode. <br> 1 = Add 4096 mA of input current limit in Forward mode. |
| <13:15> | Not used |
| Maximum | <12:4> = 101111100006080 mA . |

Table 6. ForwardInputCurrent Register 0x3FH (11-BIT, 8 mA STEP, $10 \mathrm{~m} \Omega$ Sense Resistor, x 18 )

| Bit | Description |
| :---: | :---: |
| <1:0> | Not used |
| <2> | $0=$ Add 0 mA of input current limit in Forward mode. <br> $1=$ Add 8 mA of input current limit in Forward mode. |
| <3> | $0=$ Add OmA of input current limit in Forward mode. 1 = Add 16 mA of input current limit in Forward mode. |
| <4> | $0=$ Add 0 mA of input current limit in Forward mode. <br> 1 = Add 32 mA of input current limit in Forward mode. |
| <5> | $0=$ Add 0 mA of input current limit in Forward mode. <br> 1 = Add 64 mA of input current limit in Forward mode. |
| <6> | $0=$ Add 0 mA of input current limit in Forward mode. <br> $1=$ Add 128 mA of input current limit in Forward mode. |
| <7> | $0=$ Add 0 mA of input current limit in Forward mode. <br> $1=$ Add 256 mA of input current limit in Forward mode. |
| <8> | $0=$ Add 0 mA of input current limit in Forward mode. <br> $1=$ Add 512 mA of input current limit in Forward mode. |
| <9> | $0=$ Add 0 mA of input current limit in Forward mode. <br> 1 = Add 1024 mA of input current limit in Forward mode. |
| <10> | $0=$ Add 0 mA of input current limit in Forward mode. <br> 1 = Add 2048mA of input current limit in Forward mode. |

Table 6. ForwardInputCurrent Register 0x3FH (11-BIT, 8 mA STEP, $10 \mathrm{~m} \Omega$ Sense Resistor, $\mathbf{x} 18$ ) (Continued)

| Bit | Description |
| :---: | :--- |
| $<11>$ | $0=$ Add 0mA of input current limit in Forward mode. <br> 1 = Add 4096mA of input current limit in Forward mode. |
| $<12>$ | $0=$ Add 0mA of input current limit in Forward mode. <br> $1=$ Add 8192 mA of input current limit in Forward mode. |
| $<13: 15>$ | Not used |
| Maximum | $<12: 4>=1011111000012160 \mathrm{~mA}$ |

### 5.3 Setting System Regulating Voltage in Forward Mode

To set the regulating voltage in Forward mode, write a 16-bit ForwardRegulatingVoltage command ( $0 \times 15 \mathrm{H}$ or 0b00010101) using the Write-word protocol shown in Figure 5 on page 15 and the data format as shown in Table 7.

The output regulating voltage range in Forward mode is 2 V to 24 V . The ForwardRegulatingVoltage register accepts any voltage command, but only the valid register bits will be written to the register. The maximum value is clamped at 24.576 V . The ISL95338 accepts a 0 V command, but the register value does not change. The VOUTS pin is the output voltage regulation sense point in Forward mode.
In Forward mode, the customer also can configure the regulating output voltage by setting the external voltage divider on the VOUTS pin without changing the ForwardRegulatingVoltage register value.

Table 7. ForwardRegulatingVoltage Register 0x15H (12mV Step)

| Bit | Description |
| :---: | :---: |
| <2:0> | Not used |
| <3> | $0=$ Add 0 mV of regulating voltage in Forward mode. <br> $1=$ Add 12 mV of regulating voltage in Forward mode. |
| <4> | $0=$ Add 0 mV of regulating voltage in Forward mode. <br> $1=$ Add 24 mV of regulating voltage in Forward mode. |
| <5> | $0=$ Add 0 mV of regulating voltage in Forward mode. <br> $1=$ Add 48 mV of regulating voltage in Forward mode. |
| <6> | $0=$ Add 0 mV of regulating voltage in Forward mode. <br> 1 = Add 96 mV of regulating voltage in Forward mode. |
| <7> | $0=$ Add 0 mV of regulating voltage in Forward mode. $1=$ Add 192 mV of regulating voltage in Forward mode. |
| <8> | $0=$ Add 0 mV of regulating voltage in Forward mode. <br> $1=$ Add 384 mV of regulating voltage in Forward mode. |
| <9> | $0=$ Add 0 mV of regulating voltage in Forward mode. $1=$ Add 768 mV of regulating voltage in Forward mode. |
| <10> | $0=$ Add 0 mV of regulating voltage in Forward mode. <br> $1=$ Add 1536 mV of regulating voltage in Forward mode. |
| <11> | $0=$ Add 0 mV of regulating voltage in Forward mode. <br> $1=$ Add 3072 mV of regulating voltage in Forward mode. |
| <12> | $0=$ Add 0 mV of regulating voltage in Forward mode. <br> $1=$ Add 6144 mV of regulating voltage in Forward mode. |
| <13> | $0=$ Add 0 mV of regulating voltage in Forward mode. <br> $1=$ Add 12288 mV of regulating voltage in Forward mode. |
| <14> | $0=$ Add 0 mV of regulating voltage in Forward mode. <br> 1 = Add 24576 mV of regulating voltage in Forward mode. |
| <15> | Not used |
| Maximum | 24576 mV |

Note: The default reading value of this register is 6.288 V when the chip is powering up without writing any values because of the DAC initial value. Thus, write the needed value in this register before enabling forward output voltage.

### 5.4 Setting PROCHOT\# Threshold for ADP Side Overcurrent Condition

To set the PROCHOT\# assertion threshold for ADP side input overcurrent condition in Forward mode, write a 16 -bit ADPsideProchot\# command ( 0 x 47 H or 0 b 01000111 ) using the Write-word protocol shown in Table 5 on page 23 and the data format shown in Table 8. By using the recommended current-sense resistor values, the register's LSB always translates to 128 mA of input current. The ADPsideProchot\# register accepts any current command, but only the valid register bits will be written to the register. The maximum values are clamped at 6400 mA for $\mathrm{Rs} 1=20 \mathrm{~m} \Omega$.
After POR, the ADPsideProchot\# register is reset to 0 x 0 C 00 H . The ADPsideProchot\# register can be read back to verify its content.

If the input current exceeds the ADPsideProchot\# register setting, PROCHOT\# signal will assert after the debounce time programmed by the Control2 register Bit<10:9> and latch on for a minimum time programmed by Control2 register Bit<8:6>.

Table 8. ADPsideProchot\# Register 0x47H ( $20 \mathrm{~m} \Omega$ Sensing Resistor, 128mA Step, x18 Gain)

| Bit | Description |
| :---: | :---: |
| <6:0> | Not used |
| <7> | $0=$ Add 0 mA of ADPsideProchot\# threshold. <br> 1 = Add 128 mA of ADPsideProchot\# threshold. |
| <8> | $0=$ Add 0 mA of ADPsideProchot\# threshold. <br> 1 = Add 256 mA of ADPsideProchot\# threshold. |
| <9> | $0=$ Add $0 m A$ of ADPsideProchot\# threshold. <br> 1 = Add 512mA of ADPsideProchot\# threshold. |
| <10> | $0=$ Add 0 mA of ADPsideProchot\# threshold. <br> 1 = Add 1024 mA of ADPsideProchot\# threshold. |
| <11> | $0=$ Add 0 mA of ADPsideProchot\# threshold. <br> 1 = Add 2048mA of ADPsideProchot\# threshold. |
| <12> | $0=$ Add $0 m A$ of ADPsideProchot\# threshold. <br> 1 = Add 4096 mA of ADPsideProchot\# threshold. |
| <15:13> | Not used |
| Maximum | <12:7> = 110010, 6400 mA |

### 5.5 Setting PROCHOT\# Threshold for System Side Overcurrent Condition

To set the PROCHOT\# signal assertion threshold for system side input overcurrent condition in Reverse mode, write a 16 -bit SystemsideProchot\# command $(0 \mathrm{x} 48 \mathrm{H}$ or 0 b 01001000$)$ using the Write-word protocol shown in Table 5 on page 23 and the data format shown in Table 9 . By using the recommended current-sense resistor values, the register's LSB always translates to 256 mA of system side current. The SystemsideProchot\# register accepts any current command, but only the valid register bits will be written to the register. The maximum values are clamped at 12.8 A for $\mathrm{Rs} 2=10 \mathrm{~m} \Omega$.

After POR, the SystemsideProchot\# register is reset to 0 x 1000 H . The SystemsideProchot\# register can be read back to verify its content.
If the system side current exceeds the SystemsideProchot\# register setting, the PROCHOT\# signal will assert after the debounce time programmed by the Control2 register Bit $<10: 9>$ and latch on for a minimum time programmed by Control2 register Bit<8:6>.

Table 9. SystemsideProchot\# Register $0 \times 48 \mathrm{H}$ ( $10 \mathrm{~m} \Omega$ Sensing Resistor, 256 mA Step, x 18 Gain)

| Bit |  |
| :---: | :--- |
| $<7: 0>$ | Not used |
| $<8>$ | $0=$ Add OmA of SystemsideProchot\# threshold. <br> $1=$ Add 256mA of SystemsideProchot\# threshold. |
| $<9>$ | $0=$ Add OmA of SystemsideProchot\# threshold. <br> $1=$ Add 512mA of SystemsideProchot\# threshold. |
| $<10>$ | $0=$ Add OmA of SystemsideProchot\# threshold. <br> $1=$ Add 1024mA of SystemsideProchot\# threshold. |
| $<11>$ | $0=$ Add 0mA of SystemsideProchot\# threshold. <br> $1=$ Add 2048mA of SystemsideProchot\# threshold. |
| $<12>$ | $0=$ Add 0mA of SystemsideProchot\# threshold. <br> $1=$ Add 4096mA of SystemsideProchot\# threshold. |
| $<13>$ | $0=$ Add 0mA of SystemsideProchot\# threshold. <br> $1=$ Add 8192mA of SystemsideProchot\# threshold. |
| $<15: 14>$ | Not used |
| Maximum | $<13: 8>=110010,12800 \mathrm{~mA}$ |

### 5.6 Setting PROCHOT\# Debounce Time and Duration Time

Control2 register Bit<10:9> configures the PROCHOT\# signal debounce time before its assertion for ADPsideProchot\# and SystemsideProchot\#.
Control2 register Bit $<8: 6>$ configures the minimum duration of Prochot\# signal once asserted.

### 5.7 Control Registers

Control0, Control1, Control2, Control3, and Control4 registers configure the operation of the ISL95338. To change certain functions or options after POR, write a 16 -bit control command to Control0 register ( $0 \times 39 \mathrm{H}$ or 0 b 00111001 ), and a 16 -bit control command to Control1 register ( $0 \times 3 \mathrm{CH}$ or 0 b 00111100 ), Control2 register ( $0 \times 3 \mathrm{DH}$ or 0 b 00111101 ), Control3 register ( 0 x 4 CH or 0 b 00111100 ), or Control4 register ( 0 x 4 EH or 0 b 00111101 ) using the Write-word protocol shown in Figure 5 and the data format shown in Tables 10, 11, 12, 13, and 14, respectively.

Table 10. Control0 Register 0x39H

| Bit | Bit Name | Description |
| :---: | :--- | :--- |
| $<15: 13>$ | Forward Buck and | Bit<15:13> adjusts phase comparator threshold offset for forward buck and buck-boost |
|  | Buck-boost Phase | $000=0 \mathrm{mV}$ |
|  | Comparator Threshold | $001=1 \mathrm{mV}$ |
|  | Offset | $010=2 \mathrm{mV}$ |
|  |  | $101=3 \mathrm{mV}$ |
|  |  | $101=-3 \mathrm{mV}$ |
|  |  | $110=-2 \mathrm{mV}$ |
|  |  | $111=-1 \mathrm{mV}$ |
| $<12: 10>$ | Forward and Reverse | Bit<12:10> adjusts phase comparator threshold offset for forward and reverse boost |
|  | Boost Phase | $000=0 \mathrm{mV}$ |
|  | Comparator Threshold | $001=0.5 \mathrm{mV}$ |
|  | Offset | $010=1 \mathrm{mV}$ |
|  |  | $011=1.5 \mathrm{mV}$ |
|  |  | $100=-2 \mathrm{mV}$ |
|  |  | $101=-1.5 \mathrm{mV}$ |
|  |  | $110=-1 \mathrm{mV}$ |
|  |  | $111=-0.5 \mathrm{mV}$ |

Table 10. Control0 Register 0x39H

| Bit | Bit Name | Description |
| :---: | :---: | :---: |
| <9:7> | Reverse Buck and Buck-boost Phase Comparator Threshold Offset | Bit<9:7> adjusts phase comparator threshold offset for reverse buck and buck-boost $\begin{aligned} & 000=0 \mathrm{mV} \\ & 001=1 \mathrm{mV} \\ & 010=2 \mathrm{mV} \\ & 011=3 \mathrm{mV} \\ & 100=-4 \mathrm{mV} \\ & 101=-3 \mathrm{mV} \\ & 110=-2 \mathrm{mV} \\ & 111=-1 \mathrm{mV} \end{aligned}$ |
| <6:5> | High-Side FET Short Detection Threshold | Bit<6:5> configures the high-side FET short detection PHASE node voltage threshold during low-side FET turning on. $\begin{aligned} & 00=400 \mathrm{mV} \text { (default) } \\ & 01=500 \mathrm{mV} \\ & 10=600 \mathrm{mV} \\ & 11=800 \mathrm{mV} \end{aligned}$ |
| <4:3> |  | Not used |
| <2> | Disable Input Voltage Regulation Loop | Bit<2> disables or enables the input voltage regulation loop. <br> $0=$ Enable input voltage regulation loop (default) <br> 1 = Disable input voltage regulation loop |
| <1> | ADP Side Discharge | Bit<1> enable or disable ADP side charger function $0=\text { Disable (default) }$ $1 \text { = Enable }$ |
| <0> | System Side Discharge | Bit<0> enable or disable system side charger function $0=$ Disable (default) <br> 1 = Enable |

Table 11. Control1 Register 0x3CH

| Bit | Bit Name | Description |
| :---: | :--- | :--- |
| $<15>$ | Disable Diode- <br> Emulation Comparator | Bit<15> enables or disables diode-emulation comparator. <br> $0=$ Diode-emulation comparator enabled (default) <br> $1=$ Diode-emulation comparator disabled |
| $<14>$ | Allow Sinking Current <br> During Negative DAC <br> Transition | Bit<14> enables or disables sinking current during negative DAC transition. <br> $0=$ Sinking current during negative DAC transition enabled (default) <br> $1=$ Sinking current during negative DAC transition disabled |
| $<13>$ | Skip Trim During Restart | Bit<13> enables or disables trim read during restart. Make sure to program this bit when PGOOD <br> is high. <br> $0=$ Read trim during restart <br> $1=$ Skip trim during restart |
| $<12>$ | Skip Autozero During <br> Restart | Bit<12> enables or disables autozero during restart. Make sure to program this bit when PGOOD <br> is high. <br> $0=$ Autozero during restart <br> $1=$ Skip autozero during restart |
| $<11>$ | Reverse Mode Function | Bit<11> enables or disables Force Reverse mode function. <br> $0=$ Disable Force Reverse mode function (default) <br> $1=$ Enable Force Reverse mode function |
| $<10>$ | Audio Filter | Bit<10> enables or disables the audio filter function. No audio filter function in Buck-Boost mode. <br> $0=$ Disable (default) <br> $1=$ Enable |

Table 11. Control1 Register 0x3CH (Continued)

| Bit | Bit Name | Description |
| :---: | :---: | :---: |
| <9:7> | Switching Frequency | Bit<9:7> configures the switching frequency. $\begin{aligned} & 000=1000 \mathrm{khz} \\ & 001=910 \mathrm{kHz} \\ & 010=850 \mathrm{kHz} \\ & 011=787 \mathrm{kHz} \\ & 100=744 \mathrm{kHz} \\ & 101=695 \mathrm{kHz} \\ & 110=660 \mathrm{kHz} \\ & 111=620 \mathrm{kHz} \end{aligned}$ |
| <6> |  | Not used |
| <5> | Disable System Side Current-Amp When in FWD Mode without ADP | Bit<5> enables or disables the system side current amplifier when in FWD mode without ADP. <br> $0=$ Enable system side current amplifier (default) <br> 1 = Disable system side current amplifier |
| <4> | Bypass Mode | Bit<4> enables or disables the Bypass mode. <br> 0 = Disable (default) <br> 1 = Enable |
| <3> | Fast REF mode | Bit<3> enables or disables the fast REF mode. <br> 0 = Disable (default) <br> 1 = Enable |
| <2> | Stop Switching in FWD Mode | Bit<2> enables or disables the buck-boost switching $\mathrm{V}_{\text {OUT }}$ output. When disabled, ISL95338 stops switching and REF drops to OV. Only valid in Forward mode. <br> $0=$ Enable switching (default) <br> 1 = Disable switching |
| <1> | OV Enable or Disable During Slew-Down | Bit<1> enable or disable OV fault when VDAC slew rate down in Forward and Reverse mode. <br> 0 = Enable OV (default) <br> 1 = Disable OV |
| <0> | Force 5.04 V VDAC | Bit<0> enable or disable force 5.04VDAC in Forward and Reverse mode. <br> $0=$ Disable force 5.04 V VDAC (default) <br> 1 = Enable force 5.04 V VDAC |

Table 12. Control2 Register 0x3DH

| Bit | Bit Name | Description |
| :---: | :---: | :---: |
| <15> | OV Control | OV enable or disable <br> 0 = Enable OV (default) <br> 1 = Disable OV |
| <14> | UV Control | Bit<14> enable or disable UV <br> 0 = Enable UV (default) <br> 1 = Disable UV |
| <13> | Fault Restart Debounce for Reverse Enable | Bit<13> configures fault restart debounce for reverse enable. <br> $0=$ Debounce time is 1.3 s (default) <br> $1=$ Debounce time is 150 ms |
| <12> | Fault Restart Debounce | Bit<13> configures fast fault restart debounce. <br> $0=$ Debounce time is 1.3 s or 150 ms , depends on bit<13> setting (default) <br> $1=$ Debounce time is 200 us or 10 us, depends on bit $<13>$ setting |
| <11> | Forward Restart Debounce for Forward Enable | Bit<13> configures fault restart debounce for forward enable. <br> $0=$ Debounce time is 1.3 s (default) <br> $1=$ Debounce time is 150 ms |
| <10:9> | PROCHOT\# Debounce | Bit<10:9> configures the Prochot\# debounce time before its assertion for ADPsideProchot\# and SystemsideProchot\#. <br> 00: $7 \mu \mathrm{~s}$ (default) <br> 01: $100 \mu \mathrm{~s}$ <br> 10: $500 \mu \mathrm{~s}$ <br> 11: 1 ms |

Table 12. Control2 Register 0x3DH (Continued)

| Bit | Bit Name | Description |
| :---: | :---: | :---: |
| <8:6> | PROCHOT\# Duration | Bit<8:6> configures the minimum duration of Prochot\# signal once asserted. $\begin{aligned} & 000=10 \mathrm{~ms} \text { (default) } \\ & 001=20 \mathrm{~ms} \\ & 010=15 \mathrm{~ms} \\ & 011=5 \mathrm{~ms} \\ & 100=1 \mathrm{~ms} \\ & 101=500 \mu \mathrm{~s} \\ & 110=100 \mu \mathrm{~s} \\ & 111=0 \mathrm{~s} \end{aligned}$ |
| <5> |  | Not used |
| <4> | Reverse Fast Swap | Bit<4> configures reverse fast swap. <br> $0=$ Disable reverse fast swap (default) <br> 1 = Enable reverse fast swap |
| <3> | Forward Fast Swap | Bit<3> configures forward fast swap. <br> $0=$ Disable forward fast swap (default) <br> 1 = Enable forward fast swap |
| <2> | Not used | Not used |
| <1> | Disable WOC Fault | Bit<1> enables and disables WOC fault. <br> 0 = Enable WOC (default) <br> 1 = Disable WOC |
| <0> | System Side WOC Threshold | Bit<0> configures the System Side WOC fault comparator value. $\begin{aligned} & 0=20 \mathrm{mV} \text { (default) } \\ & 1=30 \mathrm{mV} \end{aligned}$ |

Table 13. Control3 Register 0x4CH

| Bit | Bit Name | Description |
| :---: | :---: | :---: |
| <15> | Re-Read PROG Pin Resistor | Bit<15> re-read PROG pin resistor or not before switching. $0=$ Re-read PROG pin resistor (default) <br> 1 = Do not re-read PROG pin resistor |
| <14> |  | Not used |
| <13> |  | Not used |
| <12> | Reverse Startup Debounce Time | Bit<12> configures startup debounce time for reverse mode. <br> $0=$ Debounce time is 200us (default) <br> 1 = Debounce time is 10 us |
| <11> | Forward Startup Debounce Time | Bit<11> configures startup debounce time for forward mode. <br> $0=$ Debounce time is 200us (default) <br> 1 = Debounce time is 10 us |
| <10:8> | Force Operating Mode | Bit<10:8> enables or disables Force Operating mode. <br> 0XX: No effect <br> 100: No switching, do not use <br> 101: Buck mode <br> 110: Boost mode <br> 111: Buck-Boost mode |
| <7> |  | Not used |
| <6> | Current Loop Feedback Gain | Bit<6> configures current loop feedback gain for high current. $\begin{aligned} & 0=\text { Gain } \times 1 \text { (default) } \\ & 1=\text { Gain } \times 0.5 \end{aligned}$ |
| <5> | Input Current Limit Loop | Bit<5> disables input current limit loop. <br> $0=$ Enable input current limit loop (default) <br> 1 = Disable input current limit loop |
| <4> | Not Used | Not used |
| <3> | Disabled REF Amplifier for Use with External Reference | Bit<5> disables REF amplifier. <br> $0=$ Enable REF amplifier (default) <br> 1 = Disable REF amplifier |
| <2> | Digital Reset | Bit<2> resets all SMBus register values to POR default value and restarts switching $\begin{aligned} & 0=\text { Idle (default) } \\ & 1=\text { Reset } \end{aligned}$ |
| <1> | Buck-Boost Switching Period | Bit<1> configures switching period in Buck-Boost mode. <br> $0=$ Period x 1 (default) <br> $1=$ Period x 2 (half switching frequency) |
| <0> | PGOOD Setting | Bit<0> configures PGGOD assert condition. <br> $0=$ PGOOD suppressed until VREF equals to VDAC (default) <br> 1 = PGOOD assert when switching starts |

Table 14. Control4 Register 0x4EH

| Bit | Bit Name | Description |
| :---: | :--- | :--- |
| $<15: 8>$ |  | Not used |
| 7 | Reverse Mode Current <br> PROCHOT\# | Bit<7> enables or disables trigger PROCHOT\# with current in Reverse mode. <br> $0=$ Enable (default) <br> $1=$ Disable |
| 6 | Forward Sleep Mode | Bit<7> enables or disables Chip Sleep mode in Forward mode regardless of ADP voltage. <br> RVSEN pin or Control1 bit <11> can override this function. <br>  |
|  |  | = Disable (default) <br> $1=$ Enable |
| $<5: 2>$ |  | Not used |

Table 14. Control4 Register 0x4EH (Continued)

| Bit | Bit Name | Description |
| :---: | :--- | :--- |
| 1 | PROCHOT\# Clear | Bit<1> clears PROCHOT\#. |
|  |  | $0=$ Idle (default) |
| $1=$ Clear PROCHOT\# |  |  |
| 0 | PROCHOT\# Latch | Bit<0> manually resets PROCHOT\#. <br>  |
|  |  | $1=$ PROCHOT\# signal auto-clear |
|  |  |  |
|  |  |  |

### 5.8 Regulating Voltage Register in Reverse Mode

The ReverseRegulatingVoltage register contains SMBus readable and writable Reverse mode output regulation voltage reference. The default value is 5.004 V . This register accepts any voltage command but only the valid register bits will be written to the register. However, the register shouldn't be programmed higher than the recommended operating voltage.
In Reverse mode, the user also can configure the regulating output voltage on the ADP side by setting the external voltage divider on the ADP pin, without changing the ReverseRegulatingVoltage register value.

Table 15. ReverseRegulatingVoltage Register $0 \times 49 \mathrm{H}$

| Bit | Description |
| :---: | :---: |
| <2:0> | Not used |
| <3> | $0=$ Add 0 mV of regulating voltage in Reverse mode. <br> 1 = Add 12 mV of regulating voltage in Reverse mode. |
| <4> | $0=$ Add 0 mV of regulating voltage in Reverse mode. <br> 1 = Add 24 mV of regulating voltage in Reverse mode. |
| <5> | $0=$ Add 0 mV of regulating voltage in Reverse mode. <br> 1 = Add 48 mV of regulating voltage in Reverse mode. |
| <6> | 0 = Add 0 mV of regulating voltage in Reverse mode. <br> 1 = Add 96 mV of regulating voltage in Reverse mode. |
| <7> | $0=$ Add 0 mV of regulating voltage in Reverse mode. <br> 1 = Add 192 mV of regulating voltage in Reverse mode. |
| <8> | $0=$ Add 0 mV of regulating voltage in Reverse mode. <br> 1 = Add 384 mV of regulating voltage in Reverse mode. |
| <9> | $0=$ Add 0 mV of regulating voltage in Reverse mode. <br> 1 = Add 768 mV of regulating voltage in Reverse mode. |
| <10> | $0=$ Add 0 mV of regulating voltage in Reverse mode. <br> 1 = Add 1536 mV of regulating voltage in Reverse mode. |
| <11> | $0=$ Add 0 mV of regulating voltage in Reverse mode. <br> 1 = Add 3072 mV of regulating voltage in Reverse mode. |
| <12> | 0 = Add 0 mV of regulating voltage in Reverse mode. <br> 1 = Add 6144 mV of regulating voltage in Reverse mode. |
| <13> | $0=$ Add 0 mV of regulating voltage in Reverse mode. <br> 1 = Add 12288 mV of regulating voltage in Reverse mode. |
| <14> | $0=$ Add 0 mV of regulating voltage in Reverse mode. <br> $1=$ Add 24576 mV of regulating voltage in Reverse mode. |
| <15> | Not used |
| Maximum | 27456mV |

### 5.9 Output Current Limit Register in Reverse Mode

The ReverseCurrentLimit register contains SMBus readable and writable reverse current limit. The default is 512 mA . This register accepts any current command, but only the valid register bits will be written to the register. The maximum values are clamped at 4096 mA for $\mathrm{R}_{\mathrm{s} 1}=20 \mathrm{~m} \Omega$.

Table 16. ReverseCurrentLimit Register 0x4AH

| Bit | Description |
| :---: | :---: |
| <6:0> | Not used |
| <7> | $0=$ Add 0 mA of output current limit in Reverse mode. <br> 1 = Add 128 mA of output current limit in Reverse mode. |
| <8> | $0=$ Add 0 mA of output current limit in Reverse mode. <br> 1 = Add 256 mA of output current limit in Reverse mode. |
| <9> | $0=$ Add 0 mV of output current limit in Reverse mode. <br> 1 = Add 512 mA of output current limit in Reverse mode. |
| <10> | $0=$ Add 0 mV of output current limit in Reverse mode. <br> 1 = Add 1024 mA of output current limit in Reverse mode. |
| <11> | $0=$ Add 0 mV of output current limit in Reverse mode. <br> 1 = Add 2048 mA of output current limit in Reverse mode. |
| <12> | $0=$ Add 0 mV of output current limit in Reverse mode. <br> 1 = Add 4096 mA of output current limit in Reverse mode. |
| <15:13> | Not used |
| Maximum | 4096mA |

### 5.10 Input Voltage Limit Register

The InputVoltageLimit register contains SMBus readable and writable input voltage limits. The default is 4.096 V . This register accepts any command, but only the valid register bits will be written to the register. The maximum values are clamped at 18 V .

Table 17. InputVoltageLimit Register 0x4BH

| Bit | Description |
| :---: | :---: |
| <7:0> | Not used |
| <8> | $0=$ Add 0 mV of input voltage limit. <br> $1=$ Add 512 mV of input voltage limit. |
| <9> | $0=$ Add 0 mA of input voltage limit. <br> 1 = Add 1024 mV of input voltage limit. |
| <10> | $0=$ Add 0 mV of input voltage limit. <br> 1 = Add 2048 mV of input voltage limit. |
| <11> | $0=$ Add 0 mV of input voltage limit. <br> 1 = Add 4096 mV of input voltage limit. |
| <12> | $0=$ Add 0 mV of input voltage limit. <br> 1 = Add 8192 mV of input voltage limit. |
| <13> | $0=$ Add 0 mV of input voltage limit. <br> 1 = Add 16384 mV of input voltage limit. |
| <15:14> | Not used |
| Maximum | 18000mV |

### 5.11 Information Register

The Information Register contains SMBus readable information about manufacture and operating modes.
Tables 18 and $\underline{19}$ identify the bit locations of the information available.
Table 18. Information1 Register 0x3AH

| Bit | Description |
| :---: | :---: |
| <3:0> | Not used |
| <4> | Not used |
| <6:5> | Not used |
| <9:7> | Not used |
| <10> | Not used |
| <11> | Bit<11> indicates if SystemSideProchot\# is tripped or not. <br> $0=$ SystemSideProchot\# is not tripped <br> 1 = SystemSideProchot\# is tripped |
| <12> | Bit<12> indicates if ADPsideProchot\# is tripped or not. <br> $0=$ ADPSideProchot\# is not tripped <br> 1 = ADPSideProchot\# is tripped |
| <14:13> | Bit<14:13> indicates the active control loop. <br> $00=$ Voltage control loop is active <br> $01=$ System current loop is active <br> 10 = ADP current limit loop is active <br> 11 = Input voltage loop is active |
| <15> | Bit<15> indicates if the internal reference circuit is active or not. Bit<15> = 0 indicates that ISL95338 is in low power mode. <br> $0=$ Reference is not active <br> 1 = Reference is active |

Table 19. Information2 Register 0x4DH

| Bit | Description |
| :---: | :---: |
| <4:0> | Program Resister read out |
| <7:5> | Bit<7:5> indicates the ISL95338 operation mode. <br> 001: Forward Boost <br> 010: Forward Buck <br> 011: Forward Buck-Boost <br> 101: Reverse Boost <br> 110: Reverse Buck <br> 111: Reverse Buck-Boost |
| <11:8> | Bit<11:8> indicates the ISL95338 state machine status. $\begin{aligned} & 0000=\text { OFF } \\ & 0010=\text { ADP } \\ & 0100=\text { VSYS } \\ & 0110=\text { Enable Reverse mode } \\ & 1000=\text { Enable LDO5 } \\ & 1110=\text { WAIT } \end{aligned}$ |
| <12> | Not used |
| <13> | Not used |
| <14> | Bit<14> indicates forward switching enable. <br> $0=$ Not enabled <br> 1 = Enabled |
| <15> | Not used |

## 6. Application Information

### 6.1 R3 Modulator



Figure 24. R3 Modulator


Figure 26. R3 Modulator Operation Principles in Dynamic Response


Figure 25. R3 Modulator Operation Principles in Steady State


Figure 27. Diode Emulation


Figure 28. Period Stretching
The ISL95338 uses Intersil's patented Robust Ripple Regulator (R3) modulation scheme. The R3 modulator combines the best features of fixed frequency PWM and hysteretic PWM, while eliminating many of their shortcomings. Figure 24 on page 34 conceptually shows the R3 modulator circuit and Figure 25 on page 34 shows the operation principles in steady state.

The fixed voltage window between VW and COMP is called the VW window in the following discussion. The modulator charges the ripple capacitor $C_{R}$ with a current source equal to $g_{m}\left(V_{I N}-V_{O}\right)$ during PWM on-time and discharges the ripple capacitor $C_{R}$ with a current source equal to $g_{m} V_{O}$ during PWM off-time, where $g_{m}$ is a gain factor. The $\mathrm{C}_{\mathrm{r}}$ voltage $\mathrm{V}_{\mathrm{CR}}$, therefore, emulates the inductor current waveform. The modulator turns off the PWM pulse when $\mathrm{V}_{\mathrm{CR}}$ reaches VW and turns on the PWM pulse when it reaches COMP.
Because the modulator works with $\mathrm{V}_{\mathrm{cr}}$, which is a large amplitude and noise-free synthesized signal, it achieves lower phase jitter than a conventional hysteretic mode modulator.
Figure 26 on page 34 shows the operation principles during dynamic response. The COMP voltage rises during dynamic response, turning on PWM pulses earlier and more frequently temporarily, which allows for higher control loop bandwidth than a conventional fixed frequency PWM modulator at the same steady-state switching frequency.
The R3 modulator can operate in Diode Emulation (DE) mode to increase light-load efficiency. For example, in Buck DE mode the low-side MOSFET conducts when the current is flowing from source-to-drain and does not allow reverse current, emulating a diode. As shown in Figure 27 on page 34, when LGATE is on, the low-side MOSFET carries current, creating negative voltage on the phase node due to the voltage drop across the ON-resistance. The IC monitors the current by monitoring the phase node voltage. It turns off LGATE when the phase node voltage reaches zero to prevent the inductor current from reversing the direction and creating unnecessary power loss. Similar operations apply for other modes, such as Boost and Buck-boost mode.
If the load current is light enough, as Figure 27 shows, the inductor current will reach and stay at zero before the next phase node pulse. At this stage, the regulator is in Discontinuous Conduction Mode (DCM). If the load current is heavy enough, the inductor current will never reach 0 A and the regulator will be in CCM, although the controller will be in DE mode.

Figure 28 shows the operation principle in Diode Emulation mode at light load. The load gets incrementally lighter in the three cases from top to bottom. The PWM on-time is determined by the VW window size, therefore, it is the same, making the inductor current triangle the same in the three cases. The R3 modulator clamps the ripple
capacitor voltage $\mathrm{V}_{\mathrm{CR}}$ in DE mode to make it mimic the inductor current. It takes the COMP voltage longer to hit $\mathrm{V}_{\mathrm{CR}}$, naturally stretching the switching period. The inductor current triangles move further apart from each other, such that the inductor current average value is equal to the load current. The reduced switching frequency helps increase light-load efficiency.

### 6.2 ISL95338 Bidirectional Buck-Boost Voltage Regulator

The ISL95338 bidirectional buck-boost voltage regulator drives an external N-channel MOSFET bridge comprised of two transistor pairs as shown in Figure 2. The first pair, Q1 and Q2, is a buck arrangement with the transistor center tap connected to an inductor "input", as is the case with a buck converter in Forward mode. The second transistor pair, Q3 and Q4, is a boost arrangement with the transistor center tap connected to the same inductor's "output", as is the case with a boost converter in Forward mode. This arrangement supports the same operation mode in reverse direction.

- In Forward Buck mode, Q1 and Q2 turn on and off alternatively, while Q3 remains off and Q4 remains on.
- In Forward Boost mode, Q3 and Q4 turn on and off alternatively, while Q1 remains on and Q2 remains off.
- In Forward Buck-Boost mode, Q1 and Q3 turn on at the same time, Q3 turns off and Q4 turns on, Q1 turns off and Q2 turns on, and after Q2 and Q4 turn off at the same time, and Q1 and Q3 turn on again.
- In Forward Bypass mode, Q1 and Q4 are always on, while Q2 and Q3 are always off.
- In Reverse Buck mode, Q3 and Q4 turn on and off alternatively, while Q2 remains off and Q1 remains on.
- In Reverse Boost mode, Q1 and Q2 turn on and off alternatively, while Q4 remains on and Q3 remains off.
- In Reverse Buck-Boost mode, Q4 and Q2 turn on at the same time, Q2 turns off and Q1 turns on, Q4 turns off and Q3 turns on, and after Q3 and Q1 turn off at the same time and Q4 and Q2 turn on again.
- In Reverse Bypass mode, Q1 and Q4 are always on, except during the needed refresh time, while Q2 and Q3 are always off.
- In Reverse mode the output sensing point is CSIP pin.

Table 20. Operation Mode

| Mode | Q1 | Q2 | Q3 | Q4 |
| :--- | :---: | :---: | :---: | :---: |
| Forward Buck | Control FET | Sync. FET | OFF | ON |
| Forward Boost | ON | OFF | Control FET | Sync. FET |
| Forward Buck-Boost | Control FET | Sync. FET | Control FET | Sync. FET |
| Forward Bypass | ON | OFF | OFF | ON |
| Reverse Buck | ON | OFF | Sync. FET | Control FET |
| Reverse Boost | Sync. FET | Control FET | OFF | ON |
| Reverse Buck-Boost | Sync. FET | Control FET | Sync. FET | Control FET |
| Reverse Bypass | ON | OFF | OFF | ON |



Figure 29. Buck-Boost Regulator Topology

The ISL95338 optimizes the operation mode transition algorithm by considering the input and output voltage ratio and the load condition. When ADP voltage $\mathrm{V}_{\mathrm{ADP}}$ is rising and is higher than $94 \%$ of the system bus voltage VSYS, the ISL95338 will transit from Boost mode to Buck-Boost mode. If $\mathrm{V}_{\mathrm{ADP}}$ is higher than $120 \%$ of VSYS, the ISL95338 will transit from Buck-Boost mode to Buck mode under any circumstance. At a heavier load, the mode transition point changes accordingly to accommodate the duty cycle change due to the power loss on the voltage regulator circuit.
When the ADP voltage $\mathrm{V}_{\mathrm{ADP}}$ is falling and is lower than $106 \%$ of the system bus voltage VSYS, the ISL95338 will transit from Buck mode to Buck-Boost mode. If $\mathrm{V}_{\mathrm{ADP}}$ is lower than $80 \%$ of VSYS, the ISL95338 will transit from Buck-Boost mode to Boost mode.


Figure 30. Operation Mode
When the reverse function is enabled with the SMBus command or RVSEN pin, and if reverse voltage VSYS is higher than 4.1V, the ISL95338 operates in Reverse mode.
The customer can enable Bypass mode with Control1 register Bit 4. When the Bypass mode control bit is enabled, the REF will ramp to the input voltage, and the switcher will continue switching until the output voltage is in the 300 mV window to the input. When the regulating voltage is within the 300 mV window to the input voltage, the latch will be set to stop the switching, Q1 and Q4 will be always on while Q2 and Q3 will be always off, and UV and OV will be disabled. To exit Bypass mode, unprogram controll register Bit 4, then the REF will ramp to DAC and the switching will resume.

### 6.3 Soft-Start

The ISL95338 includes a low power LDO with nominal 5 V output, which input is OR-ed from the VOUT pin and ADP pin. The ISL95338 also includes a high power LDO with nominal 5 V output, which input is from the DCIN pin connected to the ADP and the system bus, through an external OR-ing diode circuit. Both LDO outputs are tied to the VDD pin to provide the bias power and gate drive power for ISL95338. The VDDP pin is the ISL95338 gate drive power supply input. Use an R-C filter to generate the VDDP pin voltage from the VDD pin voltage.
When VDD $>2.7 \mathrm{~V}$, the ISL95338 digital block is activated. The soft-start time can be set by the external capacitor on REF pin. The ISL95338 sources $1 \mu \mathrm{~A}$ current out of the REF pin to charge this external capacitor. Its voltage will be used as the output voltage reference in the soft-start procedure.

### 6.4 Programming Options

The resistor from the PROG pin to GND programs the forward output voltage configuration of the ISL95338. Table 21 shows the programing options.

Table 21. Prog Pin Programming Options

| Prog-GND <br> Resistance <br> (k $\boldsymbol{\Omega})$ |  |  |
| :---: | :---: | :---: |
| Min | Max |  |
| 0 | 28 | Default Forward <br> Regulating Voltage |
| 35.7 | 71.5 | 5.004 |
| 82.5 | 133 | 9.000 |
| 147 | 215 | 12.000 |
| 237 | open | 16.008 |

The switching frequency can be changed through SMBus Control1 register Bit<9:7> after POR. Refer to SMBus Controll register programming table for a detailed description.
After POR, the ISL95338 will source $10 \mu \mathrm{~A}$ current out of the PROG pin and read the PROG pin voltage to determine the resistor value. If ISL95338 is powered up from reverse side, it will not read PROG resistor. Once FRWEN is enabled, ISL95338 will reset the forward regulating voltage register to its default values according to the PROG pin setting.

By default, the ADP current-sensing resistor $R_{s 1}$ is $20 \mathrm{~m} \Omega$ and VSYS current-sensing resistor $R_{s 2}$ is $10 \mathrm{~m} \Omega$. Using these $R_{s 1}=20 \mathrm{~m} \Omega$ and $\mathrm{R}_{\mathrm{s} 2}=10 \mathrm{~m} \Omega$ options would result in $4 \mathrm{~mA} / \mathrm{LSB}$ correlation in the SMBus current commands.
If $R_{s 1}$ and $R_{s 2}$ values are different from these $R_{s 1}=20 \mathrm{~m} \Omega$ and $R_{s 2}=10 \mathrm{~m} \Omega$ options, the SMBus command needs to be scaled accordingly to obtain the correct current. Smaller current-sense resistor values reduce the power loss whereas larger current-sense resistor values give better accuracy.
The illustration in this datasheet is based on current-sensing resistors $R_{s 1}=20 \mathrm{~m} \Omega$ and $R_{s 2}=10 \mathrm{~m} \Omega$ unless specified otherwise.

### 6.5 DE Operation

In DE mode of operation, the ISL95338 employs a phase comparator to monitor the PHASE node voltage to the ground or VOUT or ADP voltage during the low-side switching FET on-time to detect the inductor current zero crossing, depending on the operation mode (Buck, Buck-Boost and Boost) and power delivery direction (Forward or reverse direction), refer to the Table 22. The phase comparator needs a minimum on-time of the low-side switching FET for it to recognize inductor current zero crossing. If the low-side switching FET on-time is too short for the phase comparator to successfully recognize the inductor zero crossing, the ISL95338 may lose diode emulation ability. To prevent such a scenario, the ISL95338 employs a minimum low-side switching FET on-time. When the intended low-side switching FET on-time is shorter than the minimum value, the ISL95338 stretches the switching period to keep the low-side switching FET on-time at the minimum value, which causes the CCM switching frequency to drop below the set point.

Table 22. Voltage Comparator for DE Operation

| Mode | Direction | Voltage Comparator |
| :---: | :---: | :---: |
| Buck | Forward | PHASE 1to GND |
| Boost | Forward | PHASE 1to VOUT |
| Buck-Boost | Forward | PHASE 1to VOUT |
| Buck | Reverse | PHASE 2 to GND |
| Boost | Reverse | PHASE 1to ADP |
| Buck-Boost | Reverse | PHASE 1to ADP |

### 6.6 Forward Mode

When the forward function is enabled with the SMBus command or FRWEN pin (voltage is higher than 0.8 V ) and DCIN is powered by ADP, and if the ADP is plugged in and its value is higher than 4.1V, the ISL95338 can operate in Forward Buck mode, Forward Boost mode, Forward Buck-Boost mode, or Forward Bypass mode. After the forward output voltage reaches the regulating output voltage range set by register $0 \mathrm{X} 15 \mathrm{H} \mathrm{Bit}<14: 3>$, forward power-good FWGPG will assert to High.

### 6.7 Reverse Mode for USB OTG (On-the-Go)

When the reverse function is enabled with the SMBus command (Controll Bit 11) or RVSEN pin, and if an external voltage is on system side and its value is higher than 4.1V, the ISL95338 can operate in Reverse Buck mode, Reverse Boost mode, Reverse Buck-Boost mode, or Reverse Bypass mode. RVSEN is the digital input pin. The 1.3 s or 150 ms debounce time can be set by Control2 register Bit $<13>$. After the reverse output voltage reaches the output voltage set by register 0 X 49 H Bit $<14: 3>$, reverse power-good RVSPG will assert to High.

Before Reverse mode starts switching, the CSIP pin voltage needs to drop below the reverse output overvoltage protection threshold (ReverseRegulatingVoltage +1177 mV ) first.
The default reverse output voltage is 5 V and programmable up to 20 V in Reverse Buck, Reverse Buck-Boost, and Reverse Boost mode. In Reverse Bypass mode, the maximum value of reverse output voltage is programmable up to 20 V . The reverse voltage register 0 X 49 H can be used to configure the reverse output voltage.

### 6.8 Fast REF

To achieve fast REF in some applications, the fast REF function can be programmed by Controll Bit3. If this bit is programmed, 1uA current source for REF pin will be replaced with 5 k impedance to get faster transitions for REF voltage.

### 6.9 Fast Swap

The ISL95338 provides fast swap function in Forward mode and Reverse mode. Users can implement the fast swap function in Forward mode in one of two ways (pin reverse or software reverse) by following the steps below:

- Pin reverse fast swap enable:
(1) Program Control2 Bit4 (Reverse Fast Swap).
(2) Skip trim during restart by programming control1 Bit 13.
(3) Skip autozero during restart by programming controll Bit 12.
(4) Enable RVSEN pin.
- Software reverse fast swap enable:
(1) Program Control1 Bit0 (Force 5.04V VDAC).
(2) Program Control1 Bit3 (Fast REF).
(3) Skip trim during restart with programming controll Bit 13.
(4) Skip autozero during restart with programming controll Bit 12.
(5) Program Controll Bit11 (Force Reverse mode).

Similarly, users can implement the fast swap function in Reverse mode in one of two ways (pin reverse or software reverse) by following the steps below:

- Pin forward fast swap enable:
(1) Program Control2 Bit3 (Forward Fast Swap).
(2) Skip trim during restart by programming controll Bit 13.
(3) Skip autozero during restart by programming controll Bit 12.
(4) Disable RVSEN pin.
(5) Enable FWREN pin.
- Software forward fast swap enable:
(1) Program Control1 Bit0 (Force 5.04V VDAC).
(2) Program Control1 Bit3 (Fast REF).
(3) Skip trim during restart by programming control1 Bit 13.
(4) Skip autozero during restart by programming controll Bit 12.
(5) Un-program Control1 Bit11 (Force Reverse mode).


### 6.10 Way Overcurrent Protection (WOCP)

The ISL95338 provides Way Overcurrent Protection (WOCP) against the MOSFET short, system side and ADP side short, and inductor short scenarios. The ISL95338 monitors the CSIP-CSIN voltage and CSON-CSOP voltage and compares them to the WOCP threshold 12A for ADP current and 20A for system side current in Forward mode.
When the WOC comparator is tripped, the ISL95338 counts one time within each $10 \mu$ s window. If the ISL95338 counts WOC to 7 times in 50 ms , it stops switching immediately. After the 1.3 s or 150 ms debounce time is set by Control2 register Bit<12>, the ISL95338 goes through the start-up sequence to retry.

The WOCP function can be disabled through Control2 register Bit $<1>$.

### 6.11 ADP Input Overvoltage Protection

If the ADP pin input voltage exceeds 26.4 V for more than $10 \mu \mathrm{~s}$, the ISL95338 will declare an ADP overvoltage condition and stop switching. When the ADP voltage drops below 25.608 V for more than $100 \mu \mathrm{~s}$, the ISL95338 will start to switch.

### 6.12 System Output Overvoltage Protection

The ISL95338 provides system rail output overvoltage protection. If the system voltage VOUTS is 1095 mV higher than the ForwardRegulatingVoltage register set value for more than 100us, it will declare the system overvoltage, de-assert FWRPG, and stop switching. It will resume switching with the 100 us debounce when VOUTS is less than 542 mV plus the setting reference voltage for forward.

### 6.13 System Output Undervoltage Protection

The ISL95338 provides system rail output undervoltage protection. If the system voltage VOUTS is 818 mV lower than the ForwardRegulatingVoltage register set value for more than 1 ms , it will declare the system undervoltage, de-assert FWRPG, and restart.

### 6.14 ADP Output OvervoItage Protection

The ISL95338 provides ADP rail output overvoltage protection. If the ADP voltage ADPS is 1177 mV higher than the ReverseRegulatingVoltage register set value for more than 100us, it will declare the ADP overvoltage, de-assert RVSPG, and stop switching. The ISL95338 will resume switching with the 100 us debounce when ADPS is less than 583 mV plus the setting reference voltage for reverse.

### 6.15 ADP Output Undervoltage Protection

The ISL95338 provides ADP rail output undervoltage protection. If the ADP voltage VADPS is 1177 mV lower than the ReverseRegulatingVoltage register set value for more than 1 ms , it will declare the ADP undervoltage, deassert RVSPG, and stop switching.

### 6.16 Over-Temperature Protection

The ISL95338 will stop switching for self protection when the junction temperature exceeds $+140^{\circ} \mathrm{C}$.
When the temperature falls below $+120^{\circ} \mathrm{C}$, and after a $100 \mu$ s delay, the ISL95338 will start switching.

### 6.17 Switching Power MOSFET Gate Capacitance

The ISL95338 includes an internal 5V LDO output at the VDD pin, which can be used to provide the switching MOSFET gate driver power through the VDDP pin with an R-C filter. The 5V LDO output overcurrent protection threshold is 115 mA nominal. When selecting the switching power MOSFET, the MOSFET gate capacitance should be considered carefully to avoid overloading the 5 V LDO, especially in Buck-Boost mode when four MOSFETs are switching at the same time. For one MOSFET, the gate drive current can be estimated by Equation 1:

$$
\begin{equation*}
I_{\text {driver }}=Q_{g} \bullet f_{s w} \tag{EQ.1}
\end{equation*}
$$

where:

- $\mathrm{Q}_{\mathrm{g}}$ is the total gate ADP which can be found in the MOSFET datasheet
- $\mathrm{f}_{\mathrm{SW}}$ is switching frequency


### 6.18 ADP Side Input Filter

The ADP cable parasitic inductance and capacitance could cause some voltage ringing or an overshoot spike at the ADP connector node when the ADP is hot plugged in. This voltage spike could damage the ISL95338 pins connecting to the ADP connector node. One low cost solution is to add an RC snubber circuit at the ADP connector node to clamp the voltage spike as shown in Figure 31. A practical value of the RC snubber is $2.2 \Omega$ to $2.2 \mu \mathrm{~F}$; however, the appropriate values and power rating should be carefully characterized based on the actual design. Additionally, it is not recommended to add a pure capacitor at the ADP connector node, which can cause an even bigger voltage spike due to the ADP cable or the ADP current path parasitic inductance.


Figure 31. Adapter Input RC Snubber Circuit

## 7. General Application Information

This design guide is intended to provide a high-level explanation of the steps necessary to design a single-phase power converter. It is assumed that the reader is familiar with many of the basic skills and techniques referenced in the following section. In addition to this guide, Intersil provides complete reference designs that include schematics, bill of materials, and example board layouts.

### 7.1 Select the LC Output Filter

The duty cycle of an ideal buck converter in CCM is a function of the input and the output voltage. This relationship is written by Equation 2:
$D=\frac{V_{\text {OUT }}}{V_{\text {IN }}}$
The output inductor peak-to-peak ripple current is written by Equation 3:
$\mathrm{I}_{\mathrm{P}-\mathrm{P}}=\frac{\mathrm{V}_{\mathrm{OUT}} \cdot(1-\mathrm{D})}{\mathrm{f}_{\mathrm{SW}} \cdot \mathrm{L}}$
A typical step-down DC/DC converter will have an $\mathrm{I}_{\mathrm{P}-\mathrm{P}}$ of $20 \%$ to $40 \%$ of the maximum DC output load current for a practical design. The value of $\mathrm{I}_{\mathrm{P}-\mathrm{P}}$ is selected based upon several criteria such as MOSFET switching loss, inductor core loss, and the resistive loss of the inductor winding.
The DC copper loss of the inductor can be estimated by Equation 4:
$P_{\text {COPPER }}=I_{\text {LOAD }}{ }^{2} \cdot$ DCR
where $\mathrm{I}_{\text {LOAD }}$ is the converter output DC current.
The copper loss can be significant so attention has to be given to the DCR selection. Another factor to consider when choosing the inductor is its saturation characteristics at elevated temperatures. A saturated inductor could cause destruction of circuit components.
A DC/DC buck regulator must have output capacitance $\mathrm{C}_{\mathrm{O}}$, into which ripple current $\mathrm{I}_{\mathrm{P}-\mathrm{P}}$ can flow. Current $\mathrm{I}_{\mathrm{P}-\mathrm{P}}$ develops a corresponding ripple voltage $\mathrm{V}_{\mathrm{P}-\mathrm{P}}$ across $\mathrm{C}_{\mathrm{O}}$, which is the sum of the voltage drop across the capacitor ESR and of the voltage change stemming from ADP moved in and out of the capacitor. These two voltages are written by Equations 5 and 6 :
$\Delta V_{E S R}=I_{P-P} \cdot E S R$
$\Delta V_{C}=\frac{\mathrm{I}_{\mathrm{P}-\mathrm{P}}}{8 \cdot \mathrm{C}_{\mathrm{O}} \cdot \mathrm{f}_{\mathrm{sw}}}$
If the output of the converter has to support a load with high pulsating current, several capacitors will need to be paralleled to reduce the total ESR until the required $\mathrm{V}_{\mathrm{P}-\mathrm{P}}$ is achieved. The inductance of the capacitor can cause a brief voltage dip if the load transient has an extremely high slew rate. Low inductance capacitors should be considered in this scenario. A capacitor dissipates heat as a function of RMS current and frequency. Be sure that $\mathrm{I}_{\mathrm{P}-\mathrm{P}}$ is shared by a sufficient quantity of paralleled capacitors so that they operate below the maximum rated RMS current at $\mathrm{f}_{\mathrm{SW}}$. Take into account that the rated value of a capacitor can fade as much as $50 \%$ as the DC voltage across it increases.

### 7.2 Select the Input Capacitor

The important parameters for the input capacitance are the voltage rating and the RMS current rating. For reliable operation, select capacitors with voltage and current ratings above the maximum input voltage and capable of supplying the RMS current required by the switching circuit. Their voltage rating should be at least 1.25 times greater than the maximum input voltage, while a voltage rating of 1.5 times is a preferred rating. The "Typical Application Circuit" on page 2 is a graph of the input capacitor RMS ripple current, normalized relative to output load current, as a function of duty cycle and is adjusted for converter efficiency. The normalized RMS ripple current calculation is written as Equation 7:
$\mathrm{I}_{\mathrm{C}_{\text {IN }}(\text { RMS }, \text { NORMALIZED })}=\frac{\mathrm{I}_{\text {MAX }} \cdot \sqrt{\mathrm{D} \cdot(1-\mathrm{D})+\frac{\mathrm{D} \cdot \mathrm{k}^{2}}{12}}}{\mathrm{I}_{\text {MAX }}}$
where:

- $\mathrm{I}_{\text {MAX }}$ is the maximum continuous $\mathrm{I}_{\text {LOAD }}$ of the converter
- k is a multiplier ( 0 to 1 ) corresponding to the inductor peak-to-peak ripple amplitude expressed as a ratio of $\mathrm{I}_{\text {MAX }}$ (0 to 1 )
- D is the duty cycle that is adjusted to take into account the efficiency of the converter, which is written as Equation 8:
$D=\frac{V_{\text {OUT }}}{V_{\text {IN }} \cdot E F F}$
In addition to the capacitance, some low ESL ceramic capacitance is recommended to decouple between the drain of the high-side MOSFET and the source of the low-side MOSFET.


Figure 32. Normalized RMS Input Current at EFF = 1

### 7.3 Select the Switching Power MOSFET

Typically, a MOSFET cannot tolerate even brief excursions beyond their maximum drain-to-source voltage rating. The MOSFETs used in the power stage of the converter should have a maximum VDS rating that exceeds the sum of the upper voltage tolerance of the input power source and the voltage spike that occurs when the MOSFET switches off.
Several power MOSFETs are readily available that are optimized for DC/DC converter applications. The preferred high-side MOSFET emphasizes low gate ADP so that the device spends the least amount of time dissipating power in the linear region. Unlike the low-side MOSFET, which has the drain-to-source voltage clamped by its body diode during turn off, the high-side MOSFET turns off with a VDS of approximately $\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{OUT}}$, plus the spike across it. The preferred low-side MOSFET emphasizes low $\mathrm{r}_{\mathrm{DS}(\mathrm{ON})}$ when fully saturated to minimize conduction loss. It should be noted that this is an optimal configuration of MOSFET selection for low duty cycle applications ( $\mathrm{D}<50 \%$ ). For higher output, low input voltage solutions, a more balanced MOSFET selection for high- and low-side devices may be warranted.

For the low-side (LS) MOSFET, the power loss can be assumed to be conductive only and is written as Equation 9:

$$
\begin{equation*}
\mathrm{P}_{\mathrm{CON}, \mathrm{LS}} \approx \mathrm{I}_{\mathrm{LOAD}}{ }^{2} \cdot \mathrm{r}_{\mathrm{DS}(\mathrm{ON}) \_\mathrm{LS}} \cdot(1-\mathrm{D}) \tag{EQ.9}
\end{equation*}
$$

For the high-side (HS) MOSFET, the conduction loss is written as Equation 10:

$$
\begin{equation*}
\mathrm{P}_{\mathrm{CON} \_\mathrm{HS}}=\mathrm{I}_{\mathrm{LOAD}}{ }^{2} \cdot \mathrm{r}_{\mathrm{DS}(\mathrm{ON}) \text { _HS }} \cdot \mathrm{D} \tag{EQ.10}
\end{equation*}
$$

For the high-side MOSFET, the switching loss is written as Equation 11:

$$
\begin{equation*}
\mathrm{P}_{\mathrm{SW}} \mathrm{HS}=\frac{\mathrm{V}_{\mathrm{IN}} \cdot \mathrm{I}_{\mathrm{VALLEY}} \cdot \mathrm{t}_{\mathrm{SW}(\mathrm{ON})} \cdot \mathrm{f}_{\mathrm{SW}}}{2}+\frac{\mathrm{V}_{\mathrm{IN}} \cdot \mathrm{I}_{\mathrm{PEAK}} \cdot \mathrm{t}_{\mathrm{SW}(\mathrm{OFF})} \cdot \mathrm{f}_{\mathrm{SW}}}{2} \tag{EQ.11}
\end{equation*}
$$

where:

- IVALLEY is the difference of the DC component of the inductor current minus $1 / 2$ of the inductor ripple current
- I IPEAK is the sum of the DC component of the inductor current plus $1 / 2$ of the inductor ripple current
- $t_{\mathrm{SW}(\mathrm{ON})}$ is the time required to drive the device into saturation
- $\mathrm{t}_{\mathrm{SW}(\mathrm{OFF})}$ is the time required to drive the device into cut-off


### 7.4 Select the Bootstrap Capacitor

The selection of the bootstrap capacitor is written by Equation 12:

$$
\begin{equation*}
\mathrm{C}_{\mathrm{BOOT}}=\frac{\mathrm{Q}_{\mathrm{g}}}{\Delta \mathrm{~V}_{\mathrm{BOOT}}} \tag{EQ.12}
\end{equation*}
$$

where:

- $\mathrm{Q}_{\mathrm{g}}$ is the total gate ADP required to turn on the high-side MOSFET
- $\Delta \mathrm{V}_{\text {BOOT }}$ is the maximum allowed voltage decay across the boot capacitor each time the high-side MOSFET is switched on

As an example, suppose the high-side MOSFET has a total gate $A D P \mathrm{Q}_{\mathrm{g}}$ of 25 nC at $\mathrm{V}_{\mathrm{GS}}=5 \mathrm{~V}$ and a $\Delta \mathrm{V}_{\text {BOOT }}$ of 200 mV . The calculated bootstrap capacitance is $0.125 \mu \mathrm{~F}$; for a comfortable margin, select a capacitor that is double the calculated capacitance. In this example, $0.22 \mu \mathrm{~F}$ will suffice. Use an X7R or X5R ceramic capacitor.

### 7.5 Select the Resistor Divider for VOUTS and ADPS



Figure 33. Resistor Divider for VOUTS and ADPS
ADPS and VOUTS are output voltage feedback pins, in Reverse mode and Forward mode, respectively, which allow the customer to change output voltage by the resistor divider $\left(R_{1}, R_{2}\right.$, and $\left.R_{3}, R_{4}\right)$, as shown in Figure 2 . There are two parallel resistors ( 1 M and 1.5 M ) inside from VOUTS and ADPS to ground. For example, in Forward mode, VSYS voltage magnitude can be revised by tuning $R_{1}$ and $R_{2}$ values, written by Equation 13 . Thus, there is no need to change the Forward Regulating Voltage register $(0 \mathrm{x} 15 \mathrm{H})$ through GUI. The same process can be applied at the ADPS pin.
$V_{\text {OUTS }}=V_{\text {SYS }} \frac{\left(1.5 \mathrm{M} \backslash \backslash 1 \mathrm{M} \backslash \backslash R_{2}\right)}{\left(1.5 \mathrm{M} \backslash \backslash 1 \mathrm{M} \backslash \backslash R_{2}\right)+R_{1}}$

## 8. Revision History

| Rev. | Date | Description |
| :---: | :---: | :--- |
| 2.00 | Nov 30, 2017 | Added Way Overcurrent Protection (WOCP) function to datasheet. |
| 1.00 | Oct 5, 2017 | Removed Way Overcurrent Protection (WOCP) function |
| 0.00 | Aug 15, 2017 | Initial release |

## 9. Package Outline Drawing

## L32.4x4A

32 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE
Rev 5, 2/16


TOP VIEW


TYPICAL RECOMMENDED LAND PATTERN

For the most recent package outline drawing, see $\mathrm{L} 32.4 \times 4 \mathrm{~A}$.


NOTES:

1. Dimensions are in millimeters.

Dimensions in () for Reference Only.
2. Dimensioning and tolerancing conform to ASME Y14.5m-1994.
3. Unless otherwise specified, tolerance: Decimal $\pm 0.05$
4. Dimension applies to the metallized terminal and is measured between 0.15 mm and 0.25 mm from the terminal tip.
5. Tiebar shown (if present) is a non-functional feature.
6. The configuration of the pin \#1 identifier is optional, but must be located within the zone indicated. The pin \#1 identifier may be either a mold or mark feature.

## 10. About Intersil

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing, and high-end consumer markets.

For the most updated datasheet, application notes, related documentation, and related parts, see the respective product information page found at www.intersil.com.

For a listing of definitions and abbreviations of common terms used in our documents, visit www.intersil.com/glossary.
You can report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.
Reliability reports are also available from our website at www.intersil.com/support.
© Copyright Intersil Americas LLC 2017. All Rights Reserved.
All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

> Intersil products are manufactured, assembled and tested utilizing IS09001 quality systems as noted
> in the quality certifications found at www.intersil.com/en/support/qualandreliability.htmI

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

